

Chameleon USB Developer Guide

Draft Version (Beta 9f)

29/09/16

1. Contents

| | |
|-------------------------------|---|
| 1. Contents..... | 2 |
| 2. USB Protocol..... | 3 |
| 2.1. USB ID..... | 3 |
| 2.2. Packet format..... | 3 |
| 2.3. Commands..... | 3 |
| 3. Flash ROM Layout..... | 6 |
| 3.1. Core Length..... | 6 |
| 3.2. Core Binary..... | 6 |
| 3.3. Coreinfo block..... | 6 |
| 3.4. Additional ROM Data..... | 6 |
| 3.5. Configuration Data..... | 7 |
| 4. Fine print..... | 8 |

2. USB Protocol

2.1. USB ID

| | | | |
|------------|-----|--------|----------------------|
| Vendor ID | VID | 0x18D8 | Individual Computers |
| Product ID | PID | 0x201D | Chameleon |

2.2. Packet format

All USB packets are 34bytes:

| Offs | len | | |
|------|-----|---------|------------------------|
| 0 | 1 | Command | Identifies the command |
| 1 | 1 | Control | Additional parameter |
| 2 | 32 | Data | Command data |

2.3. Commands

Often a packet without any specified information in it is returned. This is used to determine when the microcontroller is ready to receive more data and to confirm a command was received.

| Command | Cmd | Ctrl | Data | Description | |
|----------------|------|------|------|------------------------------------|----------------|
| Status request | 0x00 | - | - | Reads Status and returns a packet: | |
| | | | | Offs | |
| | | | | 0 | |
| | | | | 1 | |
| | | | | 2 | SPI register |
| | | | | 3 | FPGA status |
| | | | | 4 | Bricked status |

USB Protocol

| Command | Cmd | Ctrl | Data | | Description | |
|---------------|------|------|--------|---------------|---|--------------------------------|
| Read Flash | 0x01 | - | - | | Reads 32 byte from flash ROM using current read pointer and returns a packet: | |
| | | | | | Offs | |
| | | | | | 0 | |
| | | | | | 1 | |
| | | | | | 2...33 | Data |
| Write Flash | 0x02 | 0x00 | Offs | | Writes 32 bytes to flash ROM using the current write pointer and returns a packet containing the flash status register: | |
| | | | 0...31 | Data to write | | |
| | | | | | | |
| | | | Offs | | | |
| | | | 0 | | | |
| Sector Erase | 0x03 | - | Offs | | Erases the given sector in flash ROM and returns a packet containing the flash status register: | |
| | | | 0 | Sector | | |
| | | | | | | |
| | | | Offs | | | |
| | | | 0 | | | |
| Pointerreset | 0x04 | - | - | | Resets read and write pointers to 0 | |
| | | | | | | |
| | | | | | | |
| Start FPGA | 0x06 | slot | - | | Starts the FPGA from the given slot and returns a packet: | |
| | | | | | Offs | |
| | | | | | 0 | |
| | | | | | 1 | |
| | | | | | 2 | Core size (3 bytes, MSB first) |
| Reset FPGA | 0x07 | - | - | | Reset/Clear the FPGA and enable SPI bus | |
| Set JTAG slot | 0x08 | - | Offs | | Sets FPGA JTAG slot to given slot | |
| | | | 0 | slot | | |
| | | | | | | |

USB Protocol

| Command | Cmd | Ctrl | Data | Description |
|------------------------|------|------|-----------------------------------|--|
| Set read pointer | 0xB0 | - | Offs | Set read pointer to given address |
| | | | 0 | |
| | | | ... | |
| | | | 3 | |
| Set Write pointer | 0xB1 | - | Offs | Set write pointer to given address |
| | | | 0 | |
| | | | ... | |
| | | | 3 | |
| Read Chameleon memory | 0x90 | - | Offs | Initiates reading from the FPGA (RAM) at the given address. This command is specific to the FPGA core being used and must be supported by it. |
| | | | 0 | |
| | | | ... | |
| | | | 3 | |
| Write Chameleon memory | 0x92 | - | Offs | Introduces writing to the FPGA (RAM) at the given address. Microcontroller returns a packet. This command is specific to the FPGA core being used and must be supported by it. |
| | | | 0 | |
| | | | ... | |
| | | | 3 | |
| Memory write data | 0x93 | num | Offs | Must follow a 0x92 command. Contains num bytes that will be sent to the FPGA. Microcontroller returns a packet. This command is specific to the FPGA core being used and must be supported by it. |
| | | | 0 | |
| Write Stop | 0x9F | - | - | Abort writing. Microcontroller returns a packet. |
| Chameleon version | 0xF0 | - | Microcontroller returns a packet: | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

USB Protocol

| Command | Cmd | Ctrl | Data | Description |
|---------------------|------|------|------|---|
| Start Bootloader | 0xF1 | - | - | Start the bootloader of the Microcontroller |

3. Flash ROM Layout

The Flash ROM of the Chameleon is organized into 16 blocks of 1MB, which each may contain its own FPGA Core (which can be started from the Turbo Chameleon 64 Main Menu). A core binary may be followed by additional ROM data.

3.1. Core Length

| Offset | Length | |
|--------|--------|--|
| +0 | 3 | Offset to first byte behind Core (and Coreinfo) → ROM Offset |

3.2. Core Binary

| Offset | Length | |
|--------|--------|--|
| +3 | N | Core Binary Data (.rbf) with their bits reversed |

3.3. Coreinfo block

| Offset | Length | |
|--------|--------|----------------------|
| +3+N | 4 | Magic (“ch64”) |
| | 4 | Version (0x00000001) |
| | 4 | Core length |
| | 4 | Core offset |
| | 4 | ROM length |
| | 4 | ROM offset |
| | 0x40 | Core name |
| | 4 | Info length |
| | 4 | Info offset |
| | | |

offset and length of this info block come always last so they can be found by seeking backwards from the rom offset which is given as the first 3 bytes before the core binary.

3.4. Additional ROM Data

| Offset | Length | |
|-----------|--------|-----------------|
| +3+N+0x60 | M | ROM Binary Data |

Currently the size of the chameleon ROM is max. 0x090000 bytes (9 64kb blocks)

3.5. Configuration Data

The last 64k Block of the 1MB slot is reserved for configuration data

| Offset | Length | |
|---------|---------|---------------------------------------|
| 0xf0000 | 0x10000 | Turbo Chameleon 64 Configuration Data |

4. Fine print

The Chameleon is not designed, authorized or warranted to be suitable for use in life-support devices or systems or other critical operations. Inclusion of the product in such applications is understood to be fully at the customer's risk.

Names and other trademarks referred to within this manual are the property of their respective trademark holders. None of these trademark holders are affiliated with Individual Computers.

Windows® is a registered trademark of Microsoft Corporation in the United States and/or other countries.

Mac OSX is a registered trademark of Apple Computers in the United States and/or other countries.

For updates and further information visit <http://wiki.icomp.de/wiki/Chameleon>

Individual Computers Jens Schönfeld GmbH
Im Zemmer 6
52152 Woffelsbach
Germany



good hardware for good computers.