# COMMODORE <br> THE AUTHORITATIVE INSIDERS' GUIDE 



## DHEBMALS



A Data Becker book published by Abacus Software

# Commodore 128 Internals an authoritative insider's guide 

By K.Gerits, J.Schieb \& F.Thrun

A Data Becker Book
Published by
Abacus Sinwiw Software

First Edition, October 1985
Printed in U.S.A.
Copyright © 1985

Copyright © 1985
Data Becker GmbH
Merowingerstr. 30
4000 Dusseldorf, West Germany
ABACUS Software, Inc.
P.O. BOX 7211

Grand Rapids, MI. 49510
This book is copyrighted. No part of this book may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise without the prior written permission of ABACUS Software or Data Becker, GmbH.

ISBN 0-916439-42-9

## Table of Contents

Chapter 1: Fundamentals of the C-128 ..... 3
1.1 Introduction to the C -128 ..... 3
1.2 The Datasette Interface ..... 4
1.3 The User Port ..... 5
1.4 The RS-232 Interface ..... 8
1.4.1 Programming the baud rate ..... 11
1.4.2 Reading the status variable ST ..... 12
1.5 Cartridge Port ..... 13
Chapter 2: The VIC Chip ..... 19
2.1 Register Layout of the VIC Chip ..... 21
2.2 The VIC Operating Modes ..... 25
2.3 Sprites ..... 25
2.3.1 Address of the sprites ..... 27
2.3.2 Turning on the sprite ..... 28
2.3.3 Color ..... 28
2.3.4 Sprite position ..... 29
2.3.5 Expanding a sprite ..... 30
2.3.6 Background ..... 30
2.3.7 Collision: Sprite-Sprite ..... 31
2.3.8 Collision: Sprite-Background ..... 32
2.3.9 Multi-color sprites ..... 32
2.3.10 Interrupts via the VIC chip ..... 35
2.3.10.1 More than 8 sprites on the screen ..... 36
2.4 Normal Character Display ..... 38
2.4.1 Move the video RAM ..... 38
2.4.2 Moving the character generator ..... 40
2.4.3 The color RAM ..... 40
2.5 Programming Color and Graphics ..... 41
2.5.1 The hi-res mode ..... 42
2.5.2 The multi-color mode ..... 48
2.5.3 The multi-color mode (text) ..... 49
2.5.4 The extended-color mode ..... 50
2.6 Smooth-Scrolling ..... 51
Chapter 3: Input and Output Control ..... 55
3.1 General Information about the 6526 ..... 55
3.1.1 Pin Configuration ..... 55
3.2 Register description of the CIA ..... 56
3.3 I/O Ports ..... 59
3.4 The Timer ..... 60
3.5 The Real-time Clock ..... 61
3.5.1 Real-time in BASIC ..... 62
3.6 The CIAs in the Commodore 128 ..... 63
3.7 The Joystick ..... 65
3.8 The Commodore 128 Serial Bus ..... 65
3.8.1 Fast and slow modes ..... 67
3.8.2 The device addresses ..... 68
3.8.3 The secondary addresses ..... 69
3.8.4 The system variable ST ..... 70
Chapter 4: The Sound Chip SID ..... 73
4.1 The Sound Controller ..... 73
4.1.1 General information about the SID ..... 73
4.1.2 Pin-layout of the 28 -pin device ..... 75
4.1.3 Register description of the SID ..... 76
4.1.4 The analog/digital converter ..... 80
4.1.4.1 The operation of the A/D converter ..... 80
4.1.4.2 Using paddles ..... 81
4.1.5 Programming the SID ..... 83
4.2 The Filters ..... 87
4.3 Synchronization and Ring Modulation ..... 88
Chapter 5: The 8563 VDC Chip ..... 93
5.1 General Information about the VDC Chip ..... 93
5.2 The Pin Layout ..... 94
5.3 The VDC Registers ..... 95
5.4 General Information about the VDC Registers ..... 100
5.4.1 The character set ..... 107
5.4.2 The attribute ..... 108
5.5 Using the VDC Registers ..... 109
5.5.1 Smooth scrolling ..... 110
5.5.2 Block copying ..... 111
5.5.3 Foreground and background color ..... 112
5.5.4 The cursor mode ..... 113
5.5.5 The character length and width ..... 114
5.5.6 More than 25 lines on the screen ..... 114
5.5.7 Hi-res graphics ..... 120
Chapter 6: The Memory-Management Unit - The MMU ..... 129
6.1 Introduction to the MMU ..... 129
6.2 The Configuration Register ..... 131
6.2.1 The pre-configuration register ..... 132
6.3 The Mode Configuration Register ..... 133
6.4 The RAM Configuration Register ..... 134
6.5 The Page Pointer ..... 136
6.6 The Version Register ..... 139
Chapter 7: Assembly Language Programming ..... 143
7.1 Introduction to Assembly Language Programming ..... 143
7.2 The CPU - the 8502 ..... 143
7.3 The Kernal Routines ..... 144
7.3.1 FETCH, STASH and CMPARE ..... 144
7.3.1.1 FETCH ..... 145
7.3.1.2 STASH ..... 146
7.3.1.3 CMPARE ..... 147
7.3.2 GETCONF ..... 147
7.3.3 JSRFAR and JMPFAR ..... 148
7.4 The Important Kernal Routines ..... 151
7.4.1 Kernal routines with vectors at \$FF4D ..... 151
7.4.2 Other useful kernal routines ..... 175
7.5 Tips and Tricks ..... 177
7.5.1 Disable STOP key ..... 177
7.5.2 Disable STOP-RESTORE combination ..... 178
7.5.3 The IRQ vector ..... 179
7.5.4 Disabling the BASIC interrupt ..... 180
7.5.5 Positioning the cursor ..... 181
7.6 The Z-80 ..... 182
7.6.1 The Z-80 ROM ..... 184
7.7 Boot Sector and Boot Routine ..... 188
Chapter 8: The ROM Listing ..... 193
8.1 ROM Listings ..... 194
8.2 The Zero Page ..... 404
8.3 Alphabetical Listing of Kernal Routines ..... 427
8.4 The Token Table ..... 435
8.5 The Character Set ..... 438
8.6 The Keyboard Matrix ..... 451
8.7 The Computer Modes ..... 454
8.7.1 The power-up modes ..... 458
Chapter 9: The Hardware ..... 463
Chapter 10: Decimal-Hexadecimal-Binary Conversion Table ..... 485
Index ..... 489

## CHAPTER 1

## Chapter 1: Fundamentals of the C-128

### 1.1 Introduction to the Commodore 128

After the success of the C-64, Commodore brought out the Plus 4, $\mathrm{C}-16$, and $\mathrm{C}-116$. These computers didn't really offer anything new, but the Commodore 128 does. It's really three computers in one: the well-known C-64, with mountains of software available for it; also, it contains a new computer based on the "success chips" (the 6510 (6502), VIC, SID, 6526, etc); and last, it is a CP/M computer. In total, it's a brand new computer with lots to offer.

The C-128 has an 80-column video controller, so it has the potential of becoming a professional machine. The VIC chip and the 6510 have been changed slightly, though they remain basically the same. It's hard to understand why the 65 C 02 was not selected as the microprocessor for the $\mathrm{C}-128$, since it runs faster, is compatible with the 6502, and has additional useful commands. This would not have affected the C-64 mode at all. The microprocessor which Commodore did choose is the 8500 , which can run twice as fast as its predecessor, the 6510.

The C-128 is also a CP/M computer, it uses CP/M 3.0+. CP/M 3.0 is the version for 128 K computers. The $\mathrm{Z}-80$ processor runs at 4 MHz . The speed decreases when the bus is accessed, since it was not designed to handle this speed.

We'll be concentrating on both the C-64 and C-128 modes, since they are equally important and equally interesting. The most interesting is the C-128 mode. As a result, the operating system ROM listing and zero page maps are for this mode. Some things can be better explained in the C-64 mode, such as the VIC chip.

This book is the latest in a compehensive series of books from ABACUS Software \& Data Becker. We'll go into each component individually and in detail so that the BASIC programmer, whether beginner or advanced, can get an in-depth look. The assembly-language programmer can get the most out of the information presented as well. Naturally, we cannot include all of the C-128's capabilities. This book is not intended as an introduction to BASIC.

Commodore has provided the 128 with an advanced version of BASIC to make use of their advanced computer, BASIC 7.0. Here are some of the important features of the $\mathrm{C}-128$ :
> * 128 K of dynamic RAM
> * $2 \times 4 \mathrm{~K}$ character generator
> * Color video controller (VIC) with hi-res graphics
> * 80-column video controller (VDC) with RGB output
> * Hi-res graphics on the 80-column monitor
> * Synthesizer with three independent voices (polyphonic)
> * 32K BASIC ROM
> * 16K operating system
> * 2 parallel I/O ports
> * 2 output screens available

At this time we'll be discussing the various input and output ports of the $\mathbf{C}-128$. The outputs for the monitors are not discussed here, since a special chapter is devoted to the chips that generate the video signals.

### 1.2 The Datasette Connection

The Datasette connections is virtually identical to that found in the C-64. The importance of the Datasette has dropped markedly since the price of the disk drive has been reduced. Only Commodore cassette recorders can be connected to this interface. The recorders are of high quality and have proven very reliable in the past.

The Datasette gets its power via its connector to the C-128. The data travels serially to and from the Datasette through the cable. In addition to the lines for read and write data, there is a line for turning the motor on and off and a line to check to see if the PLAY button is depressed. The figure gives the pin layout for this interface:


| Pin | Signal |
| :--- | :--- |
| A-1 | GND |
| B-2 | $+5 V$ |
| C-3 | CASSETTE MOTOR |
| D-4 | CASSETTE READ |
| E-5 | CASSETTE WRITE |
| F-6 | CASSETTE SENSE |

### 1.3 The User Port

The user port is a 8 -bit parallel interface. The user port can be programmed to set any or all of the 8 bits to either input or output. This interface is used frequently by experimenters and individuals interested in computer hardware. The user port can be programmed from BASIC using PEEK and POKE commands. Two handshake lines are available for process control.

To give you an idea of how to program the user port, we have included a short example. Our example circuit consists of four switches, four light-emitting diodes, eight resistors, and one IC. This should be enough to teach you the basic concepts of data input and output using the user port. The circuit diagram is shown at the end of this section; it is very simple, so we have not documented it here.

Since there are so many connections on the user port, we must first explain which connections are actually available to the user. If you are not using an RS-232 cartridge, you can use the following lines without affecting the normal operation of the computer: (1, 2, 4-8, 10-12, A-N).

The layout of the user port lines:

| 1 | GND |
| :--- | :--- |
| 2 | +5V; up to 100mA |
| 3 | -Reset; connected to the processor reset line |
| 4 | CNT1; connected to CNT on CIA1 |
| 5 | SP1; connected to SP on CIA1 |
| 6 | CNT2; CNT line on CIA2 |
| 7 | SP2; connected to SP on CIA2 |
| 8 | -PC2; handshake output on CIA2 |
| 9 | ATN OUT; control line of the serial bus, comes from |
|  | PA3 on CIA2 |
| 10 | 9V; 100 mA max. |
| 11 | Opposite pole for 10 |
| 12 | GND |
| A | GND |
| B | -FLAG2; handshake input on CIA2 |
| C-L | PB0-PB7; I/O lines from CIA2 |
| M | PA2; I/O line from CIA2 |
| N | GND |

Back to our example. Data lines PB0-PB7 can be programmed individually for input or output. We will use lines PB0-PB3 as input and lines PB4-PB-7 as output. This data direction is assigned by simply setting the data direction register for data port B at address 56579 . A set bit indicates output on the corresponding bit of data port B (address 56577); a cleared bit indicates input on the corresponding bit of port B . We use the following command to set the data directions for our example (bits 0-3 as input, 4-7 as output):

## POKE 56579,240

This sets the high order bits and the corresponding bits of data port B are set to output while the rest are set to input.

How do we use our little circuit? Nothing could be easier!

## PRINT PEEK(56577) AND 15

returns the values of the four switches and the command

## POKE 56577,X

can be used to turn the LEDs on and off, where the value $X$ may be a combination of the values $16,32,64$, and 128--the lower bits are only used for reading.

If you have a project of your own already planned--you want to help your wife and connect the washing machine to the Commodore 128--be sure to pay attention to the following so as not to damage your computer:

When using the user port for input, the input voltage must not exceed 5 volts. A voltage from 0 to 0.6 volts is interpreted as zero, while a voltage from 1.6 to 5 volts is interpreted as one. All voltages between 0.7 and 1.5 volts will be randomly interpreted as zero or one.

If you use the user port for output, note that the outputs can drive only one TTL input. They cannot directly drive an LED--this would lead to damage to the CIA. It is recommended that you use a buffer, as in our example.

Above all, NEVER connect an external voltage to a port with a bit programmed as output. Make sure you load the data direction register with the proper values so you don't mistakenly program an input bit as output.

If you want the computer to power your project, remember that no more than 100 mA of current are available. If this maximum is exceeded slightly, the cassette recorder will refuse to work properly and then the fuse inside the C-128 will blow; finally the primary fuse in the power supply will blow. Hopefully, nothing else will be damaged.

This is intended only as a brief introduction to using the user port in a simple application. If you want to use the other lines for more complex tasks, see Chapter 4 for more information on the CIA.

USER-PORT


### 1.4 The RS-232 interface

The RS-232 interface opens up the whole world of communications for the Commodore computer user. Most peripherals have an RS-232 interface, such as the laser printer used to print this book. Telephone modems are also connected using such an interface. RS-232 is the designation for an interface for serial data transfer only--parallel data transfer over the phone lines, for example, is not possible.

In serial transmission, the eight bits of a byte are sent one bit at a time, not all eight at once as in parallel data transmission. Serial transmission has the advantage that fewer lines are needed; the disadvantage is that it's slower. It is well-suited for transferring data via telephone lines because so few lines are required.

The software for using the RS-232 interface is built into the C-128 operating system. The interface is available from Commodore as a cartridge which is inserted in the user port. The cartridge is necessary to make the voltage conversions to $\pm 12$ Volts for the true RS- 232 standard.

The RS-232 interface is assigned device address 2 by the operating system. If a logical file is opened with device 2, two 256-byte buffers are allocated: an input buffer and an output buffer. In the 128 mode these buffers are placed at addresses $\$ 0 \mathrm{CO} 0$ and $\$ 0 \mathrm{D} 00$. In the 64 mode, two pointers point to these buffers: \$F7/\$F8 points to the RS-232 input buffer and $\$ F 9 / \$ F A$ points to the output buffer. You must also remember the following in C-64 mode: the buffer area is usually located in the upper area of unused memory. If a BASIC program uses the RS-232 interface, the program should begin with the OPEN command because it will erase all of the variables that BASIC stores in upper memory. Furthermore, no check is made to see if enough memory space is available. The CLOSE command frees the buffers again, but the variables are also erased since a CLR command is executed (other files are "forgotten"!). For this reason, you should not close the file until the end of the program. Only one RS-232 file may be open at a time.

When an RS-232 data channel is closed, any transmission is broken off and the buffer is reset. If you want to wait until the entire contents of the buffer have been transmitted, use the command:

SYS 61604 (JSR \$F0A4) in the 64 mode or
SYS 59372 (JSR \$E7EC) in the 128 mode

This command should always be used before the CLOSE command.
The parameters for data transfer are determined with a control register and a command register. These two registers are passed together with the filename when the file is opened.

The control register defines the baud rate and determines the number of data bits and stop bits transmitted. The baud rate determines the speed of the data transfer. 1000 baud means that 1000 bits are transmitted per second. The stop bits are sent after the data word ( $5-8$ bits).

The command register determines the method of transfer, the parity checking, and the type of handshake.

In the control register, the lowest four bits determine the baud rate according to the following table:

Bit 3210 Decimal Baud rate

| 0000 | 0 | user baud rate, see below |
| :---: | :---: | :---: |
| 0001 | 1 | 50 |
| 0010 | 2 | 75 |
| 0011 | 3 | 110 |
| 0100 | 4 | 134.5 |
| 0101 | 5 | 150 |
| 0110 | 6 | 300 |
| 0111 | 7 | 600 |
| 1000 | 8 | 1200 |
| 1001 | 9 | 1800 |
| 1010 | 10 | 2400 |
| 1011 | 11 | 3600 (n.i.) |
| 1100 | 12 | 4800 (n.i.) |
| 1101 | 13 | 7200 (n.i.) |
| 1110 | 14 | 9600 (n.i.) |
| 1111 | 15 | 19200 (n.i.) |

The (n.i.) means that the given baud rate is not implemented and cannot be attained by the C-128. Therefore we can program baud rates between 50 and 2400 .

The number of data bits is determined by bits 5 and 6:

| Bit 65 | Decimal | Number of data bits |
| :---: | :---: | :---: |
| 00 | 0 | 8 bits |
| 01 | 32 | 7 bits |
| 10 | 64 | 6 bits |
| 11 | 96 | 5 bits |

Bit 7 controls the number of stop bits:
Bit 7 Decimal Number of stop bits

| 0 | 0 | 1 stop bit |
| :--- | :--- | :--- |
| 1 | 128 | 2 stop bits |

After we have defined the first byte, we must define the second byte, the command register.


A comment about handshaking: if you select a 3-wire handshake, the control lines CTS (Clear To Send) and DSR (Data Set Ready) are not checked when sending and receiving. This means that the computer sends the data (to a printer for example) whether the receiver is ready to process the data or not. If we want the device to be able to stop the transmission, we must select X -wire handshake. The two control lines just mentioned must
be wired; the assumption is that the receiver can service these lines. If two computers are being connected, a 3-wire handshake is usually sufficient.

Let's go through an example: We want to open an RS-232 data channel with the following parameters:

```
* 2400 baud
* 7 data bits (ASCII)
* 2 stop bits
* No parity checking
* 8th data bit always 0
* Full duplex
* 3-wire handshake
```

After you have determined all the bits from the above tables, open the channel with the following OPEN instruction:

$$
\text { OPEN } 1,2,0, \mathrm{CHR} \$(10+0+128)+\mathrm{CHR} \$(0+0+224)
$$

The second byte in the OPEN instruction is usually CHR\$(0).

### 1.4.1 Programming the baud rate

The various baud rates are implemented through the timers in the CIAs. You can also program baud rates that are not in the table, such as 111 baud. The maximum rate of 2400 baud cannot be exceeded, because the software in the operating system is too slow. The CIAs (or the timers) generate an NMI after a certain amount of time dependent on the baud rate. If we want to use our own baud rate, we can pass the corresponding timer values as the third and fourth characters of the filename in the OPEN command. The timer values can be obtained from the following formula:

$$
\mathrm{T}=492662 / \mathrm{BAUD}-101
$$

The value which we get from this formula must be split into high and low bytes and then passed as the third and fourth characters of the filename. In the control register we use a zero instead of the baud rate (user baud rate), so that the operating system knows that we want to use our own baud rate.

The following example uses the same parameters as the previous example, except that the baud rate is set to 1000 .

```
100 BAUD=1000
110 T=492662/BAUD-101
120 TH=INT(T/256): TL=T AND 255
130 OPEN 1,2,0,CHR$ (128) +CHR$(224)+CHR$(TL) +
    CHR$ (TH)
```

Baud rates between 8 and 2400 baud can be obtained with the user baud-rate programming option.

### 1.4.2 Reading the status variable ST

The status variable ST is used to determine if any errors occurred while transferring data via the RS-232, just as with the serial bus. The meaning of ST is somewhat different for the RS-232, however. The variable ST is reset (to zero) each time it is read in BASIC. Therefore, if you'll be checking the status variable multiple times you must store the value in a temporary value: $A=S T$. Now A can be checked multiple times without resetting the status variable ST. The status value should be available for multiple checks, so it must be stored in a temporary variable.

Here is the bit by bit breakdown of the status variable ST. A set bit indicates that the given event occurred.

| Bit | Description |
| :---: | :--- |
| 0 | Parity error |
| 1 | Framing error |
| 2 | Receiving buffer full |
| 3 | Receiving buffer empty |
| 4 | CTS (Clear To Send) signal missing |
| 5 | Unused |
| 6 | DSR (Data Set Ready) signal missing |
| 7 | Break signal received |

In the C-64 mode you can assign the memory area the RS-232 input and output buffers will be located. In the C-128 mode these buffers have preassigned locations. The pointers for these buffers are at addresses \$F7-\$FA.

### 1.5 Cartridge Port

The cartridge port--also known as the expansion bus--is one of the most useful interfaces on the C-128. ROM cartridges can be inserted in this port; they might be games, BASIC extensions or something altogether different such as a MIDI interface. The address lines as well as the data lines of the computer are available on this interface. For this reason the computer is also very sensitive to damage here.

First the pinout of the 44-pin connector:

| 1 | GND |
| :--- | :--- |
| $2-3$ | +5V |
| 4 | -IRQ; connected to the processor IRQ line |
| 5 | CR/-W; connected to the processor R/-W line |
| 6 | DOT CLOCK; dot raster clock for the VIC, about 7.83 MHz |
| 7 | -I/O1; usually =0 in address range \$DE00 to \$DEFF |
| 8 | -GAME; input to AM (Address Manager) |
| 9 | -EXROM; as above |
| 10 | -I/O2; usually =0 in area \$DF00 to \$DFFF |
| 11 | -ROML; output from AM |
| 12 | BA; signal from VIC, indicates the validity of read data |
| 13 | -DMA; input. 0=bus system reserved for external access |
| $14-21$ | CD7-CD0; data bus |
| 22 | GND |
| A | GND |
| B | -ROMH; output from AM |
| C | -RESET |
| D | -NMI |
| E | O2; system clock output |
| F-Y | CA15-CA0; address bus |
| Z | GND |

Both the 128 and 64 modes test to see if the cartridge port is occupied when the computer is turned on or reset. If the cartridge port is occupied, the memory configuration is set appropriately in the address manager, and control of the computer is given to the cartridge and not the built-in ROM operating system. This is a very user-friendly feature, since the user need only insert the cartridge and turn the computer on to start the application.

## EXPANSION PORT

| 2221201918171615141312 | 11109 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| PIN SIGNAL |  | PIN SIGNAL |  |
| :---: | :---: | :---: | :---: |
| 22 | GND | Z | GND |
| 21 | CD0 | $X$ | CAO |
| 20 | CD1 | Y | CA1 |
| 19 | CD2 | W | CA2 |
| 18 | CD3 | V | CA3 |
| 17 | CD4 | U | CA4 |
| 16 | CD5 | T | CA5 |
| 15 | CD6 | S | CA6 |
| 14 | CD7 | R | CA7 |
| 13 | DMA | P | CA8 |
| 12 | BA | N | CA9 |
| 11 | ROML | M | CA10 |
| 10 | I/O2 | L | CA11 |
| 9 | EXROM | K | CA12 |
| 8 | GAME | J | CA13 |
| 7 | I/O1 | H | CA14 |
| 6 | DOT CLOCK | F | CA15 |
| 5 | CRW | E | 02 |
| 4 | IRQ | D | NMI |
| 3 | +5V | C | RESET |
| 2 | +5V | B | $\overline{\text { ROMH }}$ |
| 1 | GND | A | GND |


| USER PORT |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| PIN SIGNAL CAPACITY |  | PIN | SIGNAL |
| 1 | GND | A | GND |
| 2 | +5V MAX. 100mA | B | FLAG2 |
| 3 | RESET | C | PB0 |
| 4 | CNT1 | D | PB1 |
| 5 | SP1 | E | PB2 |
| 6 | CNT2 | F | PB3 |
| 7 | SP2 | H | PB4 |
| 8 | PC2 | J | PB5 |
| 9 | SER. ATN IN | K | PB6 |
| 10 | 9 VAC | L | PB7 |
| 11 | 9 VAC | M | PA2 |
| 12 | GND | N | GND |

# CHAPTER 2 

## Chapter 2: The VIC Chip

As you already know, the Commodore 128 has three plugs for connecting monitors. Theoretically, all three can be used at once, but this wouldn't be terribly useful, since the two 40 column screens would be identical.

Two of the three connectors are connected to the VIC chip. The VIC chip has been well-proven in the Commodore 64. The VIC chip is well liked since it has many fine features like the ability to display sprites. The VIC chip in the Commodore 128 has two additional registers which will be described later. It runs the display in the 40-column mode as well as BASIC 7.0's representation of graphics.

A television can be connected via the RF connector. This is a relatively popular solution because of the low cost. Depending on the television, the screen quality may also be satisfactory, though it is not suited for long periods of working with the computer. This is because the carrier frequency is first modulated by the computer (it must be "broadcast") and then demodulated by the television receiver. The picture quality naturally suffers as a result of all this manipulation.

If your wallet has recovered from the purchase of the Commodore 128, you might consider a color monitor such as the Commodore 1702. This monitor uses the second connection: the composite video output. Here the signal does not need to be modulated or demodulated--pure screen information plus the synchronization pulse is sent to the monitor. These monitors are a bit more expensive, but they offer significantly better screen quality because the screen resolution is better.

The VIC chip in the Commodore 128 has the same address as the 64 , which makes sense, since it must also be accessed in the 64 mode. For the sake of compatibility the addresses must remain the same.

## Start address: \$D000

The VIC-II chip (we will call it VIC-II since it is not identical to its predecessor) cannot function with the 2 MHz clock frequency (fast mode). The VIC-II chip contains the system clock. As you may know, the VIC chip uses the clock gaps (times in which the processor does not access the memory) in order to get characters out of the video RAM to refresh the
picture. This is done so as not to slow down the processor. If the processor is clocked at 2 MHz , the operating speed is doubled and the clock gaps are halved. These clock gaps aren't long enough to access memory. The VIC-II chip switches the video output off and you get a single color picture (which you may recognize from cassette loading). The video controller responsible for the 80 -column screen is not affected by this. It continues to display its 80 columns per line. Switching from 1 to 2 MHz can also be done in the 64 mode! To do this, you must set bit 0 in register 48 of the VIC.

POKE 53296,1 corresponds to the command FAST
POKE 53296,0 corresponds to the command SLOW
These two POKEs can also be used in the 64 mode. The FAST command is a bit different from the POKE command; the BASIC 7.0 command FAST also causes the 40 -column screen to be automatically switched off, so that the colorful garbage caused by the 2 MHz mode does not appear on the screen.

The VIC chip not only performs all the tasks required to create a screen, it also handles the timing for the dynamic memory.

Here are some features of the VIC chip:

* 16 colors
* graphics-capable with $320 \times 200$ pixels (hi-res mode)
* Four color graphics with $160 \times 200$ pixels (multi-color mode)
* Multi-color mode possible in text mode
* Display and management of 8 sprites
* Raster and sprite-collision interrupt
* Creation of a standard NTSC signal
* Movable video RAM and character generator
* Independent handling of 16 K of dynamic RAM

The pin layout of the VIC-II chip:

| 1-7 | D6-D0; | Processor data bus |
| :---: | :---: | :---: |
| 8 | -IRQ; | 0 when one bit of the IMR and the IRR are equal |
| 9 | -LP; | Input, Light pen strobe |
| 10 | -CS; | Processor-bus action only takes place if $\mathrm{CS}=0$ |
| 11 | R/W; | $0=$ taking over data from bus |
| 12 | BA; | $0=$ data not ready at receiving device |
| 13 | VDD; | +12VDC |
| 14 | COLOR; | Color information output |
| 15 | SYNC; | Impulses to synchronize lines and screen |
| 16 | AEC; | $0=$ VIC uses system bus, $1=$ bus free |
| 17 | 00UT; | Clock output |
| 18 | -RAS; | Dynamic RAM control |
| 19 | -CAS; | as above |
| 20 | GND |  |
| 21 | OCOLOR; | Input color frequency |
| 22 | OIN; | Input dot frequency |
| 23 | A11; | Processor address-bus |
| 24-29 | A0/A8--A5/A13 | 3; Multiplexed (video-) RAM address-bus |
| 30-31 | A6-A7; | (video-) RAM address-bus |
| 32-34 | A8-A10; | Processor address-bus |
| 35-38 | D11-D8; | Data from color RAM |
| 39 | D7; | Processor data-bus |
| 40 | VCC; | $+5 \mathrm{~V}$ |
| 41-44 | K0-K3; | Keyboard-Interface-Control. These pins go directly to the (expanded) keyboard. |

### 2.1 Register Layout of the VIC Chip

The VIC-II chip has 49 registers at the address \$D000+(the register number). These registers are individually described:

REG 0 Sprite register 0: X-coordinate
Here are 8 bits of the X screen coordinate of sprite 0 . Bit 9 (overflow bit) is found in register 16 of the VIC chip.

REG 1 Sprite register 0: Y-coordinate This register contains the Y-position of sprite 0 . The Y-coordinate does not need an overflow (9th bit) because the maximum Y-value is 199.

Registers 2 through 15 correspond to registers 0 and 1 for sprites 1 to 7. Each sprite has a register pair in the VIC chip: Sprite 0 has register pair $0 / 1$, sprite 1 the pair $2 / 3 \ldots$ sprite 7 the pair $14 / 15$.

REG 16 MSb of the X -coordinates (note that the lower-case b in MSb is intentional! [This is to indicate bit, not byte]). This register contains the overflow bits from the X-coordinates of the sprites. A set bit means that the MSb (9th bit) of the corresponding sprite is set, 0 means not set. The MSb of sprite 0 is represented by bit 0 , the MSb of sprite 7 is set by bit 7 .

## REG 17 Control register 1

Bit 0-2: Offset of the upper screen border in raster lines.
Bit 3 : $0=24$ lines, $1=25$ lines
Bit 4 : $0=$ screen off
Bit $5: 1=$ standard bit-map mode (graphics)
Bit $6: 1=$ extended color mode (text)
Bit 7 : Carry from register 18.

## REG 18 Raster IRQ

Number of the raster line at which a raster IRQ should be generated. The 9th bit of the raster line is found in register 17.

REG 19 X-portion of the screen position at which the beam was found when a strobe was generated.

REG 20 As register 19, but the Y-portion.
REG 21 Sprite enable
This register indicates whether a sprite is turned on (bit $=1$ ) or off (bit $=0$ ). Sprite 0 is represented by bit position 0 , sprite 7 by bit 7 of the register.

REG 22 Control register 2
Bits 0-2: Offset of the left screen border in raster dots.
Bit 3: $0=38$ characters, $1=40$ characters (horizontal)
Bit 4: Multi-color mode (graphics)
REG 23 Sprite expand X
The sprites can be doubled in the x direction by setting the corresponding bit in this register.

REG 24 Base address of the character generator and video RAM
Bits 1-3: Address bits 11-13 for the character RAM base
Bits 4-7: Address bits 10-13 for the video RAM
REG 25 IRR: Interrupt Request Register
This register indicates which register generated an interrupt.
Bit 0: generator is REG 18
Bit 1: generator is REG 31
Bit 2: generator is REG 30
Bit 3: generator is pin LP
Bit 7: $=1$ when at least one other bit is one
REG 26 IMR: Interrupt Mask Register
Layout like REG 25. If at least one bit in the IRR and IMR agree ( $\mathbb{R R}$ AND $\operatorname{IMR}<>0$ ), an interrupt is generated (pin $\mathbb{R Q}=0$ ).

REG 27 Priority register (sprites)
If the corresponding bit is set, the background character has precedence over the sprite.

REG 28 Multi-color register (sprites)
If the bit representing a given sprite is set, that sprite is represented in multi-color mode.

REG 29 Sprite expand Y
The sprites can be doubled in the Y-direction by setting the appropriate bit in this register.

REG 30 Sprite/sprite collision
Each sprite is assigned a bit. If two sprites touch each other, the two corresponding bits are set. These bits remain set until they are explicitly cleared! At the same time, bit 2 in the IRR is set. If bit 2 in the IMR is also set, an interrupt will be generated.

## REG 31 Sprite/background collision

Each sprite is assigned a bit. If a sprite touches the background, the corresponding bit is set. The bits remain set until they are explicitly reset! Bit 3 in the IRR is set; if bit 3 in the IMR is also set, an interrupt is generated.

REG 32 Exterior color (border color)
The border color is set in this register (0-15).

REG 33 Background color registers 0-3
to Background color register 0 determines the background color in REG 36 the "normal" text mode. If the multi-color mode is enabled, it accesses registers 1-3.

## REG 37 Sprite multi-color color 0/1

and
REG 38
Sprites which are represented in multi-color can assume the back-
ground color, the sprite color, or the multi-color 0 and 1.
REG 39 Color sprite 0-8
to The colors for the individual sprites are placed in these registers.
REG 46

REG 48 2MHz bit
Bit 0 of this register determines whether the computer operates at 2 MHz or 1 MHz . Bits $1-7$ are unused. If the bit is set, all accesses from the VIC-II chip to the memory are halted, except for refreshing the dynamic RAM.

NOTE: All of the following example programs must be entered in the 64 mode. This is necessary because the BASIC 7.0 interpreter makes inputs to the VIC-II chip practically "ineffective". For example, if you switch the graphics on with the necessary POKE instructions, you will see only a flash on the screen. The same applies to programming sprites, etc. The reason for this is that the BASIC 7.0 interpreter must have its own method of interrupt control. You can, for example, create a moving sprite with the MOVSPR command; this can be done only with BASIC 7.0 using the interrupts. We will tell you how you can get around this interrupt control in Section 7.5.

But even when the sprites aren't moving, the coordinates are always corrected by the BASIC 7.0 interpreter. You are probably asking yourself why you should program in the 64 mode when you own a 128 . This is a good question, but the VIC chip can be programmed just as well from the 64 mode as it can from the 128 mode. We will use "simple" POKE commands in the following sections, in order to give examples as close to assembly language as possible. Since programming the VIC chip would be ruined by the BASIC 7.0 interpreter, we will try out the following examples in the 64 mode. This will allow us to learn and understand the operation of
the VIC chip. Machine language programmers have to feel their way through step by step. In machine language (in the 128 mode), you can get around the annoying sprite corrections by changing the IRQ vector.

### 2.2 The VIC Operating Modes

As you may already know and can gather from the many registers, there are a number of possible ways to arrange the screen with the VIC chip. It is quite easy to do this in the 128 mode thanks to easy-to-use BASIC 7.0 commands. In the 64 mode, it is somewhat more difficult to switch between the various modes since it must be done with POKE commands. Programming sprites in the 64 mode is also more complicated than it is in the 128 mode, in which you can easily move them about with the MOVSPR command. If you think the layout of the VIC chip doesn't interest you since you don't want to program in the 64 mode, you may not be right. If you want to program in machine language, you will need to learn more about the register layout of the VIC, which is what we want to do now.

### 2.3 Sprites

Sprites are movable, freely-definable figures with a resolution of 24 by 21 points. Sprites can be represented in either the two-color mode (sprite color and background color) or the multi-color mode (four colors, but the resolution is cut to 12 by 21 points). The VIC chip can manage 8 sprites, which can be moved simultaneously on the screen. The sprites can assume their positions in a frame of 512 by 256 raster points, which means that sprites can be moved completely outside of the screen.

If a sprite is defined in the two-color mode, a set bit means a set point in the color defined for this sprite. An unset bit means transparent (the background color will be displayed). In the multi-color mode, two bits apply to one point, which means that one can define four colors. The possible bit combinations refer to the following colors:
00: Transparent, background color
(REG 33)
01: Multi-color register 0
(REG 37)
11: Multi-color register 1
(REG 38)
10: Sprite-color register
(REG 39-46)

You see that two colors (multi-color registers 0 and 1) are defined to be the same for all sprites. The sprites can differ from each other in at most one color. But let's define a sprite "from scratch". We won't use the BASIC 7.0 commands, but only the commands available to us in the 64 mode (which can be used in the 128 mode as well). First we must define a sprite by means of DATA statements (the sprite editor does not exist in the 64 mode). These DATA lines should look like the following:

| 00 | DATA | 0 |
| :---: | :---: | :---: |
| 1010 | DATA | 000,000,000 |
| 1020 | DATA | 000,000,000 |
| 1030 | DATA | 000,000,000 |
| 1040 | DATA | 000,000,000 |
| 1050 | DATA | 000,000,000 |
| 1060 | DATA | 000,000,000 |
| 1070 | DATA | 003,255,255 |
| 1080 | DATA | 000,002,000 |
| 1090 | DATA | 192,170,128 |
| 1100 | DATA | 194,150,080 |
| 1110 | DATA | 234,150,080 |
| 1120 | DATA | 194,170,168 |
| 1130 | DATA | 192,170,168 |
| 1140 | DATA | 000,032,128 |
| 1150 | DATA | 000,170,160 |
| 1160 | DATA | 000,000,000 |
| 1170 | DATA | 000,000,000 |
| 1180 | DATA | 000,000,000 |
| 1190 | DATA | 000,000,000 |
| 1200 | DAT | 000,000,000 |

In the normal development of a sprite, you would draw out the figure on paper before programming, and divide the paper up into a grid of 24 by 21 points. This gives 21 lines of 24 points each. These 24 points are then grouped into three 8 -bit groups which can then be stored as bytes. Every filled box means a set bit, an empty box means an unset bit. In the multi-color mode this is more difficult. You must insert one of four bit combinations from a self-defined color table.

Note: You must first consider what colors you will define in common to all sprites, and which you want to have as the individual color for each sprite.

Once you have done this you can calculate the individual bytes and write them down. These values are then given in rows of DATA lines, as in our example. Our example sprite is a helicopter. You probably didn't recognize it in the DATA statements.

### 2.3.1 Address of the sprites

We have our data and now we need to store it someplace. There is a pointer for each sprite which tells the VIC chip where it can find the sprite. These pointers are found in addresses 2040 to 2047, immediately following the video RAM. Each sprite needs $3 \times 21=63$ bytes. You have probably already noticed that each pointer need only be one byte long and does not give an absolute address. It gives the position "pointer times 64," which accounts for exactly 16 K . If you move the start address of the video RAM, the sprite pointers also move as well as their start addresses. For the sake of simplicity, let us assume that sprite number 1 is defined at address $13 * 64=832$.

POKE 2041,13
Address: 20402041204220432044204520462047
Sprite \#: $\begin{array}{lllllllll} & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7\end{array}$
You can assign this address to other sprites, meaning that several sprites will have the same appearance. But to display our sprite, we first need to POKE the values from the DATA statements into the correct memory addresses.

```
10 FOR I=0 TO 63
20 READ D
30 POKE 13*64+I,D
4 0 ~ N E X T
50 POKE 2041,13: REM SPRITE 1 AT ADDRESS 832
```


### 2.3.2 Turning on the sprite

When you start the program, you will notice that something is still missing. We need to explicitly turn our sprite on! The best way to do this is with a logical OR of the corresponding bit in register 21, since a direct POKE would erase any other sprites.

POKE 53248+21,PEEK(53248+21) OR 2
turns sprite 1 on. If you want to turn on sprites 0 and 7, for example: POKE53248+21,PEEK(53248+21) OR 1 OR 128, or better yet: POKE53248+21,PEEK(53248+21) OR 129.

To turn off sprite 1:

> POKE 53248+21,PEEK(53248+21) AND NOT(2)

If you want to turn off several sprites at once, such as sprites 0 and 7,
POKE 53281+21,PEEK(53248+21) AND NOT(1 OR 128)
it can be done by a logical OR of the sprites to be turned off, which is then negated and then ANDed with the original value. In our example program, we want to turn our sprite on:

60 POKE 53248+21,1: REM TURN ON SPRITE 1
Sprite: 76543210
Bit: 76543210

### 2.3.3 Color

We want to be able to define the color of our sprite, otherwise we might not be able to see it:

70 POKE 53248+39+1, 5: REM COLOR = GREEN
This is done in registers 39 through 46: register 39 defines the color for sprite 0 ; register 46 , correspondingly, defines the color of sprite 7.

The following colors are available:

| 0 | Black | 8 | Orange |
| :--- | :--- | ---: | :--- |
| 1 | White | 9 | Brown |
| 2 | Red | 10 | Light red |
| 3 | Cyan | 11 | Grey 1 |
| 4 | Purple | 12 | Grey 2 |
| 5 | Green | 13 | Light green |
| 6 | Blue | 14 | Light blue |
| 7 | Yellow | 15 | Grey 3 |

### 2.3.4 Position

After you have made the color specification and started the program with RUN, you still won't see anything because the sprite is positioned outside of the screen area. Registers 2 and 3 must be loaded with the appropriate values in order to assign a position to sprite 1 :

80 POKE 53248+2, 50 : REM X-COORDINATE
90 POKE 53248+3, 70 : REM Y-COORDINATE
You can move your sprite across the whole screen with a loop. Many readers may start to groan here. You know that BASIC 7.0 handles all of the work with sprites for you. But there's even more that must be done in 64 mode. If you want to position the sprite at X-coordinate 310, for example, eight bits aren't enough. Here you must set the ninth bit of the corresponding sprite in register 16 (or reset it if you are moving the sprite from right to left). We position our sprite at X-coordinate 310:

POKE 53248+16, 2: REM SPRITE 1 - SET 9TH BIT
If you want to avoid disturbing other sprites with this command, you must again address the appropriate bit explicitly:

POKE 53248+16, PEEK(53248+16) OR 2
Let's move our sprite from left to right across the screen:

```
FOR I=0 TO 400
POKE 53248+2, I AND 255 :
    REM MASK OUT LOWER 8 BITS
POKE 53248+16,PEEK(53248+16) AND NOT 2 OR
2*ABS (I>255)
NEXT I
```

The line just before the last is a bit complicated: The most-significant bit of sprite 1 is reset to zero by AND NOT 2. The corresponding bit is again set if necessary ( X -coordinate greater than 255) by OR $2 * \mathrm{ABS}(\mathrm{I}>255)$. This is all done without disturbing the other bits.

### 2.3.5 Expanding a sprite

Another important and useful capability is the ability to display sprites twice as large in the horizontal and/or vertical directions. The VIC chip has two registers available for this purpose: X-expand and Y-expand. Again, each sprite is represented by a bit. By setting this bit, the corresponding sprite is expanded in the X or Y direction. In our example we will expand our sprite in both the X and Y directions:

POKE 53248+23,2 : REM DOUBLE SPRITE 1 IN Y-DIRECTION
POKE 53248+29,2 : REM DOUBLE SPRITE 1 IN X-DIRECTION
Since we can expand a sprite in both the X and Y directions, we have the ability to enlarge our sprite by a factor of four.

### 2.3.6 Background

You have no doubt noticed when entering or changing the example program that the sprite does not scroll along with the rest of the screen. Sprites also remain visible when the screen is cleared. The sprites are ultimately determined by their position. If you want to remove a sprite from the screen, you can either a) turn it off, or b) position it outside the screen.

Sprites have another noteworthy property. If you move the text cursor over a sprite and start typing, the sprite covers the letters--the letters are visible only where the sprite is transparent. It almost has the appearance of a three-dimensional picture.

The sprites and the background can be imagined as two separate layers. It is possible to inform the VIC chip that we do not want to have individual sprites in the foreground. There is a priority level for each sprite that tells the VIC whether the sprite has precedence over the background or not. In our example, the letters would appear on top and the sprite would be covered up. In order to move a sprite behind the background, the corresponding bit in register 27 must be set. We want to take away the priority of our helicopter:

## POKE 53248+27,2

Now the helicopter appears behind the letters. In order to put it in front again, we need only reset the bit:

POKE 53248+27,0
Register 27 : Background priority
Bit: 76543210
Prior: 76543210
You have no doubt noticed that all registers are organized in the same manner. One byte is all that is required in order to represent all eight possible sprites. Bit 0 , the lowest order bit, always stands for sprite 0 while bit 7 always corresponds to sprite 7 .

You may be wondering what happens when several sprites occupy the same space on the screen. There are set rules for determining the appearance of the result. The sprite with the lowest number appears on "top" of the others. If sprites 0 and 6 come in contact with each other, for example, all of sprite 0 will be visible, while at best only an outline of sprite 6 will be visible. Sprite 6 will appear on top of sprite 7 , sprite 5 on top of sprite 6 , up to sprite 0 on top of sprite 1 . The lower the sprite number, the higher the priority.

### 2.3.7 Collision: Sprite-sprite

It is also possible that two sprites will come into contact with each other, that is, they have at least one point in common. Often it is desirable to be able to detect such contact, especially for games. The VIC has a register just for this purpose: Register 30 gives the information if sprites
have collided, and if so, which sprites were involved. If, for example, sprites 0 and 6 collide, bits 0 and 6 of register 30 are set. If more than two sprites encounter each other, the bits of all the sprites involved are set. In our example--if sprites 0 and 6 encounter each other--we would get the following result:

PRINT PEEK(53248+30)
65
The number 65 is a combination of bits 0 and 6 set: $64+1=65$. After you have read register 30, you must set it back to 0 , or you will not be able to detect future collisions since the register is not automatically reset.

POKE 53248+30,0

### 2.3.8. Collision: Sprite-background

Sprites can also come into contact with the background characters. It is possible to check to see if our helicopter comes into contact with the cursor or not. This test is independent of whether the sprite has precedence over the background or not. If a sprite does contact some part of the background, the corresponding bit in register 31 is set. Here the same applies as for register 30: You must clear the register after reading it. The register can only tell that the given sprite has come into contact with a background character, it cannot tell you which character, though that usually doesn't matter. This can be determined by the position of the sprite.

### 2.3.9 Multi-color sprites

Certainly the "icing on the cake" of sprite programming is the ability to define sprites in multi-color. Multi-color simply means four-color. One color is the background color; two additional colors are the same for all eight sprites. If you want to display several sprites in multi-color, you must consider carefully what colors you will choose. You must then define these in the two fixed sprite color registers. The multi-color mode does have a price: the resolution is cut in half. This usually does not present a problem since the resolution is usually more than enough. This gives you a resolution of $12 \times 21$ points. The size of the sprites remains the same since the points themselves become twice as large--two bits define one color.

The various bit combinations have the following meanings:
00 The point has the background color (no point is visible)
01 The color is taken from register 37
10 The color is taken from the given sprite color register
11 The color is taken from register 38
We must tell the VIC chip which sprites are multi-color. This is naturally done bit by bit, in register 22. To display our helicopter as multi-color:

POKE 53248+22,2
And look: it appears in shimmering color. The helicopter looks so ugly because we defined it as a single color sprite. The various bit combinations of a monochrome sprite naturally have a different character than they do with a multi-color sprite. We'll now list the entire program responsible for bringing our helicopter to life. This program will help show you how sprites are programmed, whether in BASIC or machine language.



It is certainly more complicated to prepare multi-color sprites than single-color sprites, in which a point on paper corresponds directly to a point on the screen. Fortunately there are sprite editors which make the work a good deal easier. Such an editor is built in to BASIC 7.0 (SPRDEF). But as we said before, it is very important for the machine language programmer to know how sprites are programmed without BASIC commands.

The sprites that you define and use with the sprite editor built into BASIC 7.0 are stored in RAM at $\$ 0 \mathrm{E} 00-\$ 1000$.

Sprites in any of the possible modes can be covered by the background, whether it be in text, graphic, or multi-color graphic mode.

### 2.3.10 Interrupts through the VIC chip

The VIC chip is capable of generating interrupts. Interrupts temporaily halt the machine language program currently being executed by the microprocessor because a certain event occurred. There are four different sources of interrupt on the VIC:

> * The lightpen
> * The raster-line interrupt
> * A sprite/sprite collision
> * A sprite/background collision

Because of the VIC chip's ability to generate raster-line interrupts, it is possible for BASIC 7.0 to mix text and graphics (by means of the GRAPHIC command). To program an interrupt, you set the appropriate bits in the IMR register specifying which interrupt source(s) you want. In addition, you must change the interrupt vector to your own interrupt routine so that you can react appropriately to the interrupt.

If the interrupt comes from CIA1, you must branch to the kernal routine. The CIA1 generates interrupts every sixtieth of a second in order to read the keyboard. Otherwise you can branch to you own routine. You can determine if the CIA1 caused the interrupt by reading register 13, ICR (Interrupt Control Register).

If the interrupt came from the VIC chip, bit 7 of the IRR (Interrupt Request Register) is set in addition to the bit of the generator. You need only test for the generator bit if multiple interrupts are enabled on the VIC.

If you use only the raster-line interrupt, you must check bit 7. You can specify which raster line is to cause the interrupt by setting registers 18 and 17 (overflow). When this line is encountered while the screen is being constructed, an interrupt is generated. By the time the routine reacts, the beam creating the picture is already a few lines farther down. You must be sure to take this time delay into consideration.

The possibilities which interrupt programming offers, as well as the flood of programming tricks to be mentioned and explained would go far beyond the scope of this book.

### 2.3.10.1 More than 8 sprites on the screen

We will use the following program as a small example of what can be done with the raster-line interrupt. The raster-line interrupt makes it possible to display more than the usual 8 sprites on the screen at one time. The control program need only exchange the data for the sprites with an area reserved for this purpose or redefine the pointers at a specific raster-line.

If you display more than 8 sprites using the raster-line interrupt, the freedom of movement in the vertical direction is somewhat limited. If you use 16 sprites, for example, the first eight sprites must move above the middle line ( $0-99$ ) while the second set of eight must be satisfied with the lower half (100-199). The sprites can move freely in the horizontal direction. For many games the vertical restriction is not a problem so you can make extensive use of the raster-line interrupt.

Our example program displays 16 sprites in various colors and moves them across the screen. Eight sprites are to be displayed in the upper half of the screen. If the video controller has displayed the upper half, we generate an interrupt. In the interrupt routine we set the parameters for the sprites which are to be displayed in the lower half of the screen. At the same time, we must prepare the next raster interrupt for the end of the screen so that we can again switch back to the upper 8 sprites.

```
1 REM 16 SPRITES
5 PRINT CHR\$(147)
100 FOR I = 0 TO 7: POKE 2040+I, 15: NEXT
\(110 \mathrm{~V}=53248\)
120 POKE V+21, 255 : POKE V+ 33, 0
130 FOR \(\mathrm{I}=0\) TO 7: POKE V+2*I, (I+1)*30:
    POKE V+2*I+1,70;NEXT
140 FOR I \(=0\) TO 7: POKE V+39+I,I+1: NEXT
200 FOR \(I=828\) TO 907: READ X: POKE I, X : NEXT
300 FOR I = 960 TO \(960+62\) :READ X:POKE I, X: NEXT
350 SYS 828
\(430 \mathrm{D}=\mathrm{D}+1 ; \mathrm{FOR} \mathrm{I}=0 \mathrm{TO} 7: \mathrm{POKE} \mathrm{V}+2 * \mathrm{I},(\mathrm{I}+1) * \mathrm{D}:\)
    POKE V+2*I=1,I*5+60: NEXT
440 IF D> 28 THEN D=1
450 GOTO 430
900 DATA 120, 169,100,141,18,208,173,17
910 DATA 208,41,127,141,17,208,169,129
```

920 DATA 141, 26,208,169,91,160,3,141
930 DATA $20,3,140,21,3,88,96,173$
940 DATA $25,208,141,25,208,41,1,208$
950 DATA 3,76,49,234,173,18,208,201
960 DATA 200,176,22,160,200,169,170,140
970 DATA 18,208,162,14,157,1,208,202
980 DATA 202,16,249,104,168,104,170,104
990 DATA 64,160,100,169,90,76,115,3
1000 DATA $255,255,255,182,210,73,164,155$
1001 DATA $109,255,255,255,164,155,109,182$
1002 DATA 211,109,182,218,109,182,219,77
1003 DATA $182,219,105,182,219,109,255,255$
1004 DATA $255,0,0,0,0,0,0,0$
1005 DATA $0,0,0,0,0,0,0,0$
1006 DATA $0,0,0,0,0,0,0,0$
1007 DATA $0,0,0,0,0,0,0,0$
Examine line 430 closely. In addition to the sprite coordinates, you can change all of the other sprite parameters as well, such as the color or size. You can also change the sprite pointers so that other sprite patterns can be displayed, even multicolor.

You can do more than display 16 sprites. If you change the display mode in the raster interrupt routine, you can display a split screen--The top half could display hi-res graphics while the lower half displays text. Superimposed effects can also be achieved in this manner.

Now that we have described the programming and use of sprites in detail, we want to look at the other operating modes of the VIC chip.

### 2.4 Normal Character Display

This mode is the most "normal" of all the display modes of the VIC: the text mode. It is automatically enabled when the machine is turned on. One thousand characters from the video RAM are displayed as a page of text on the screen. Each character has a code which is used as a pointer to the character generator. This pointer is used to display the bit pattern stored in the character generator at the current screen position. In this manner the computer can display 256 different characters on the screen. Two different characters sets are stored in the Commodore 128. You can select between upper/lower case and upper/graphics mode with SHIFT/Commodore. These are two of the character sets. You can also select between the 40 column and 80 column screens, giving another character set which is a combination of the upper/lower case and upper/graphics case sets.

There is a separate location in the color RAM for each character on the screen. This location determines the color of the character. When the character is displayed, the color of each set bit is fetched from the lower nibble of the color RAM. 16 colors can be defined here. If a bit is not set, the color is fetched from the background color register 0 ; the point is therefore transparent.

### 2.4.1 Moving the video RAM

A useful feature of the VIC chip is the ability to move the location of the video RAM and/or the character generator. In this manner you can have two or more text screens. For example, while you display one screen, you can build another behind the scenes. The same applies to the graphic mode. Color RAM cannot be moved, however.

As already mentioned, the VIC chip can address only 16K. Normally the first 16 K of bank 0 is addressed--the video RAM is found at address \$0400-\$07FF. Register 24 of the VIC chip supplies the address of the video RAM in 1 K increments. Bits $4-7$ of this register represent the address bits 10-13 of the video RAM. The address $\$ 0400$ looks like this in binary:

$$
0000100000000000=\$ 0400
$$

The left-most bit is address bit 15 , the right-most is address bit 0 . Address bits 10-13 read: 0010. This bit combination is also found in register 24, bits 4-7. To move the video RAM by 1 K , the new address would be $\$ 0800$.

$$
0001000000000000=\$ 0800
$$

Address bits 10-13 now read 0100. To write this address to register 24, you must first mask out (=erase) bits 4-7 and then the bit combination can be defined with a logical OR operation.

> P=PEEK $(53248+24)$ : REM OLD CONTENTS POKE 53248+24,(P AND 240$)$ OR 64

This OR operation is necessary to make sure you do not disturb the other bits in the register because they define the address of the character generator.

The limit of movement is reached when you try to move the video RAM by more than 16 K . Registers 24 has bits $10-13$ of the address available, enough for movements within a 16K range. Since address bits 14 and 15 cannot be defined in the VIC chip, these bits must be stored outside it. These two bits are found in register 0 of CIA2 (address \$DD00), bits 0 and 1. Note that these two bits are active low, meaning that their values are inverted. In order to address the lowest 16 K (address bits 14 and 15 are 0 ), bits 0 and 1 of register 0 in CIA2 must be set.

## IMPORTANT!

If you change bits 0 and 1 of CIA2, not only does the video RAM move by 16 K , the base of the character generator moves too. Remember this when doing graphics programing.

The following values stand for given memory ranges:

| X | Bits | Range |
| :--- | :--- | :--- |
| 0 | 00 | $\$ C 000-\$ F F F F$ |
| 1 | 01 | $\$ 8000-\$ B F F F$ |
| 2 | 10 | $\$ 4000-\$ 7 F F F$ |
| 3 | 11 | $\$ 0000-\$ 3 F F F$ (power-up condition) |

POKE 56576, A: REM SELECT THE 16K PAGE

### 2.4.2 Moving the character generator

The CIA2 bits define the 16 K page for both the video RAM and the character generator. The character generator can also be moved, but in 2 K increments instead of 1 K increments. Bits 1-3 of register 24 in the VIC represent address bits 11-13 of the character generator.

Normally this pointer points to the character ROM, which is responsible for the appearance of the characters on the screen. In the graphics mode, the character generator must be moved, however, in order to define the base of the graphic page (the video RAM becomes the color RAM). The character ROM is found physically outside the readable range of the VIC chip, because the address $\$ \mathrm{D} 000$ is not addressable when a lower page is selected. This character ROM has a special status thanks to the address manager, however: If the relative addresses $\$ 1000-\$ 1 F F F$ or $\$ 9000-\$ 9 F F F$ are addressed, the character ROM is automatically accessed (\$D000-\$DFFF). If you disturb this by programing in the graphics mode, for example, you must use either page 1 or 3 or move the area for the character generator.

If, for example, you want to program and use a couple of self-defined characters, first copy the original character set out of the character ROM into RAM. Then you can redefine individual characters or completely redefine the entire set. You need only tell the VIC where it can find the new character set.

### 2.4.3 The color RAM

The color RAM is probably the only thing which you cannot redefine on the VIC. This is not a hindrance for it is important to always know where the color RAM will be. The color RAM serves as the color palette for the text display; the VIC gets the color for each character from this RAM. When you work in the hi-res mode, the color RAM is unused. You can use this RAM for other purposes. In the multi-color mode, the color RAM comes back into play--it yields color values for the entire screen area.

The color RAM begins at address \$D800 and ends at address \$D800+999.

### 2.5 Programming Color and Graphics

We will clarify the theory behind video programming by using examples.

Whenever you have the opportunity to define a color, whether it be in the color RAM for a character on your text screen or the color for a sprite, the following codes apply to the given colors:

| Key | Color | Number |
| :--- | :--- | :---: |
|  |  |  |
| Ctrl-1 | Black | 0 |
| Ctrl-2 | White | 1 |
| Ctrl-3 | Red | 2 |
| Ctrl-4 | Cyan | 3 |
| Ctrl-5 | Purple | 4 |
| Ctrl-6 | Green | 5 |
| Ctrl-7 | Blue | 6 |
| Ctrl-8 | Yellow | 7 |
| $\mathrm{C}=-1$ | Orange | 8 |
| $\mathrm{C}=-2$ | Brown | 9 |
| $\mathrm{C}=-3$ | Light red | 10 |
| $\mathrm{C}=-4$ | Grey 1 | 11 |
| $\mathrm{C}=-5$ | Grey 2 | 12 |
| $\mathrm{C}=-6$ | Light green | 13 |
| $\mathrm{C}=-7$ | Light blue | 14 |
| $\mathrm{C}=-8$ | Grey 3 | 15 |

For example, to make the border and background black, the following instructions are necessary:

```
POKE 53280,0
POKE 53281,0
```

To fill the screen (which is now black) with white A's we must fill the video-RAM, at address $\$ 0400$ to address $\$ 0400+999$, with the color code 1. In addition, we must put 1 (for white) in all locations of the color RAM at address \$D800 to \$D800+999 :

10 PRINT CHR\$(147); : REM CLEAR THE SCREEN
20 FOR I=0 TO 999 : REM 1000 CHARACTERS
30 POKE 55296+I, 1 : REM WHITE

40 POKE I +1024 , 1 : REM AN A
50 NEXT I
60 GET A\$: IF A\$="" THEN 60
Line 60 prevents the screen from being scrolled. The program is stopped when a key is pressed. If this is too boring for you, try the following:

```
30 POKE 55296+I,RND (0)*16 : REM COLOR
40 POKE 1024+I,RND (0)*255 : REM CHARACTER
```

You should try it out to see what happens. But since programming the text screen is as simple as it is boring, we will now turn to graphics programing:

### 2.5.1 The hi-res mode

Since we wish to program at the lowest programming level, machine language, we don't have commands for drawing lines or circles--not even a command to set a point. Those who want to program in the 64 mode should get rid of the idea of using BASIC 7.0 commands. If you program in machine language, you can naturally access the routines stored in the ROM. But it usually better if you you write such routines yourself, since you can adapt these routines to meet your individual needs. In addition, the operating system routines make time-consuming checks that we can dispense with entirely in machine language.

Here is a program which plots a sine curve on the screen in the hi-res mode, without using a single command from BASIC 7.0; everything is done "by hand". This program can also be translated directly into machine language, in which only the sine calculation will present a problem.

[^0]```
70 POKE I,16: REM COLOR
80 NEXT I
90 FOR I=8192 TO 16383: REM CLEAR THE HIRES BIT MAT
100 : POKE I,O
110 NEXT I
120 Y=100: REM POSITION X AXIS
130 FOR X=0 TO 319: REM MARK THE X AXIS
140 : GOSUB 1000:REM POINT SET
150 NEXT X
160 X=160:
REM POSITION Y AXIS
170 FOR Y=0 TO 199: REM MARK Y AXIS
180 : GOSUB 1000
190 NEXT Y
200 X=0
210 FOR I=-3.141592654 TO 3.141592654
    STEP 0.0196349541
220 : Y= 100+99*SIN(I) : REM FUNCTION
230 : GOSUB 1000
240 : X=X+1: REM NEXT FUNCTION
250 NEXT I
260 GET A$:IF A$="" THEN 260
265 REM C-128 MODE ONLY : GRAPHIC 0
1000 OY= 320* INT(Y/8) + (Y AND 7): REM Y-OFFSET
1010 OX= 8* INT (X/8) : REM X-OFFSET
1020 MA = 2^(7-(X AND 7))
1020 AV = AD + OX + OY
1040 POKE AV, PEEK(AV) OR MA: REM SET POINT ON OR
1050 RETURN
```

When you start the program, you will not be very impressed by the execution speed. This is because of the time-consuming calculations and the REM commands. A very time-intensive calculation is the ( $2^{\wedge} \mathrm{a}$ ) calculation which can be replaced by a table in both BASIC and machine language. Naturally this all can be done in BASIC 7.0 more effectively, but you would never know a point is set internally. The program contains the BASIC 7.0 commands in REM statements so you can see the differences.

We'll take a closer look at the program to find out how we produced the graphics on the screen.

In order to make the calculations in the program reference the VIC chip, we have first defined the starting address of the chip. This also makes it easier to see which register is being accessed. First we change register 17
by writing the value 59 into it. Bit 5 is set to tell the VIC that we are in the graphics mode. The start addresses of the video RAM and character generator are placed in register 24 . We write a 24 in this register.

$$
24=\$ 18=\% 00011000
$$

Bits 4-7 of the register determine the address bits $10-13$ of the video RAM--we get the start address $\$ 0400$, the normal value of the screen. Furthermore, bits 1-3 determine address bits 11-13 of the character base:

$$
\% 0010000000000000=\$ 2000=8192
$$

We have defined the address of the video RAM as well as the address of the bit map with one POKE command. Based on our own experience, most of the errors occur in the conversion of these two addresses. For this reason you should do everything in detail, as in our example, by writing the two addresses down and then putting together the bits that are required.

When you start the program, you return to BASIC again by pressing a key. But you can see that the graphics mode is not turned off, and you can see that the text is quite colorful. This is because the video RAM is filled with the values that refer to these colors. You should save the contents of registers 17 and 24 before you overwrite them so that you can reconstruct them later. Insert the following lines to return to the text mode when you press a key:

```
35 A1=PEEK(V+17) : A2=PEEK(V+24)
270 POKE V+17, A1: POKE V+24, A2: END
```

This program makes use of the hi-res mode in which we have a resolution of $320 \times 200$ points. This gives exactly 64,000 points available to us. Since 8 points $=8$ bits that can be combined into one byte, we need a memory area of exactly 8000 bytes in order to display the graphics. Three hundred and twenty (320) points can be displayed in one line, or 40 bytes (320/8); we recognize this from the text mode. Further, we have 25 lines of 8 points. Notice the parallel to the text mode.

One character in the text mode consists of $8 \times 8=64$ points which can be independently set or cleared. The color for the set points comes from the color RAM while the color for the unset points is taken from the background color register 0 . The graphic mode is similar. Here too $8 \times 8$ points are taken together as a unit. Two colors can be displayed in this little box of 64 points. If a memory location were provided for the color of each
point, we would need 64 K of color memory! By combining the points into $8 \times 8$ groups, we only need 1000 bytes for the color definition. We will take a closer look at such an $8 \times 8$ unit.


Such a unit is also called a character matrix. All of our letters and special characters that we can see on the screen in the text mode are defined in this matrix. In the hi-res mode we can define all of the matrices ourselves and no longer have just a "pointer table" to pre-defined matrices (character generator). This may sound complicated, but it really isn't.

You see that it must be possible to mix text and graphics or to "draw" text in the graphic area without too much programming effort. Writing directly to the graphic storage naturally doesn't work. But exactly how is the graphic brought to the screen? What memory location in our graphic storage defines which 8 points in our graphic? The following figure should clarify these questions:


This figure shows the shift between columns and lines as far as the addressing goes. Our graphic storage starts at address 8192 and defines the first 8 points of our graphic with the first byte. If we want to address the ninth point in our first line, we must use the address 8200 which is where this point resides. The scheme of representation is similar to the text mode;
it is displayed character by character and line by line. But how do we address a given point? We must first calculate the address in which it is located. To establish such an algorithm we first simplify the conditions. First we will just try addressing a point in the first line:

$$
\mathrm{AD}=8192+\mathbb{N} T(\mathrm{X} / 8) * 8
$$

For the sake of simplicity, we will call the term INT(X/8)*8, OX (or offset of the X-position). This is all we need to do for the X-coordinate. We now have the address of the point, but we don't know what bit to access. We don't want to disturb any of the others:

$$
\mathrm{BIT}=\mathrm{X}-\mathrm{INT}(\mathrm{X} / 8) * 8
$$

We need to find the remainder of $X / 8$. This is done by masking out the lowest three bits with a logical AND operation.

$$
\text { BIT = X AND } 7
$$

Try it once; it works and is much faster than the division, especially in machine language. Now, however, we must consider that the left-most bit is not labeled 0 , but 7. We must reverse this relationship:

$$
\text { BIT = } 7 \text { - (X AND 7) }
$$

Now the formula is correct. To set such a point in assembly language or BASIC we have to set the appropriate memory location with a logical OR operation. To do this, we have to calculate the power of two:

$$
2^{\wedge}(7-(\text { X AND } 7))
$$

Now we can set any point in the first line:
POKE 8192+OX,PEEK(8192+OX) OR 2^(7-(X AND 7))
To address the first eight lines, we need only add the Y-coordinate. If we want to access the ninth line, we have to skip 320 bytes. The following addition takes the Y-position into account:

$$
\mathrm{OY}=\mathrm{INT}(\mathrm{Y} / 8) * 320+(\mathrm{Y} \text { AND 7) }
$$

In order to address a point, add the offset of the $X$ and $Y$ positions to the base address of the graphics memory. The following formula results for the address calculation:

$$
\mathrm{AD}=\mathrm{OX}+\mathrm{OY}+8192
$$

Our terms for calculating the $\mathbf{X}$ and Y offsets are integrated into the formula. We have now derived all of the calculations necessary to set a point. The following sequence of commands in BASIC give us the correct results:

$$
\begin{align*}
& \mathrm{OY}=320 * \operatorname{INT}(\mathrm{Y} / 8)+(\mathrm{Y} \text { AND } 7) \\
& \mathrm{OX}=8 \star \operatorname{INT}(\mathrm{X} / 8) \\
& \mathrm{BI}=2^{\wedge}(\mathrm{X} A N D 7) \\
& \mathrm{AD}=8192+\mathrm{OX}+\mathrm{OY} \\
& \mathrm{POKE} A V, \operatorname{PEEK}(\mathrm{AV}) \mathrm{OR} \mathrm{BI}
\end{align*}
$$

If we want to erase a point, the address calculation does not change, but we must modify the POKE command. We must also mask out the calculated bit:

## POKE AV, PEEK(AV) AND NOT BI

Now we know how to set and clear points. But we still don't know how the colors to be displayed for set and cleared bits can be set. In our example the bit map is found at addresses 8192-16192. You recall than we have moved the normal RAM to color RAM. This means that the information to determine the color of the points on the hi-res screen will come from this memory, memory which otherwise contains the contents of the screen. This memory area is located at address 1024 thru 2023.

Since we can define two colors with one bit, we must also place these two colors in video RAM. Recall the construction of the graphic screen. We always had "matrices" of 8 bytes--eight sequential bytes in our bit map. Such a matrix has the same size as a character on the screen. The colors for our first matrix, at address 8129-8199, is defined in the first byte of the video RAM--address 1024. These two colors apply to all 64 points in this matrix. Correspondingly, the colors for the second matrix, from address 8200 to 8207, are stored in address 1025 . The question remains, how are these colors defined?

Let's take another look at our example program that filled the range from 1024 to 2023 with the value 16. What does 16 look like in binary?

$$
16=\$ 10=\% 00010000
$$

If we separate the upper and lower nibbles (unit of four bits) from each other, we get two values between 0 and 15--sufficient to define the available colors. In this example we get the values 1 and 0 . If we look at the color table, we see that we have defined the colors white and black. In the hi-res mode you must define the colors so that sufficient contrast is retained. Often two adjacent points must be set in order to be able to see the color at all. This varies from monitor to monitor, however. The contrast between white and black is the best possible (perhaps black on white would be even better), while red and blue result in utter chaos. The color defined in the upper nibble of the color RAM is displayed for a set bit. In our example this means that the background is black (0) and the graphic is shown in white (1). The following rule applies for setting the color RAM:

> POKE <color RAM>,<foreground>*16 + <background>

Naturally, you can define more than two colors across the entire screen: there are 256 possible combinations within a matrix and black and white is only one of them. Programming in hi-res mode is best learned by trial and error.

### 2.5.2 The multi-color mode

In addition to the hi-res mode, there is another option for displaying graphics on the screen: the multi-color mode. We are familiar with the term multi-color from sprites. In multi-color we have four colors per matrix, though as with sprites, the resolution suffers. In multi-color mode it is "only" 160x200--exactly half. A byte now defines four points instead of eight. To turn on the multi-color mode we must set bit 5 of register 17 (just as for the hi-res mode). In addition, the fourth bit in register 22 must be set. This is done by the instruction:

POKE 53248+22,PEEK(53248+22) OR 16
The addresses for the bit map and color RAM are programmed in the same manner as for the hi-res mode. The following contents should be found in address 8192 (the first byte of the bit map):

$$
\operatorname{PEEK}(8192)=\% 00011011=\$ 1 \mathrm{~B}=27
$$

This byte defines the first four points of the first line. Since two bits are taken together, we get the bit pairs $00,01,10$, and $11-$-all four combinations are possible.

| Bits | Color information comes from |
| :--- | :--- |
| 00 | Background color register 0 |
| 01 | Upper four bits of the video RAM |
| 10 | Lower four bits of video RAM |
| 11 | Color RAM |

Here only the bit combination 00 is the same for the entire screen. Bit combinations 01 and 10 work the same way as described for the hi-res mode. The color RAM begins at address \$D800 and makes one color available. Programming in multi-color mode is very attractive since it offers a wider selection of colors. Naturally our address calculation must change since only four points are defined by each byte. The formula for the X offset changes:

$$
\begin{aligned}
& \mathrm{OX}=8^{*} \operatorname{INT}(\mathrm{X} / 4) \\
& \mathrm{MA}=2^{\wedge}\left(6-2^{*}(\mathrm{X} \text { AND } 3)\right) \\
& \text { POKE AV, PEEK(AV) OR MA*<bit pattern> }
\end{aligned}
$$

You can see that the formula for the bit determination has also changed. You must remember that a bit pair must be logically ORed with the existing contents and the power of two may only go in steps of two. The <bit pattern> is shifted left by the multiplication. Since the multi-color mode is most often used in games, you should be familiar with the programming tricks used in this mode.

### 2.5.3 The multi-color mode (text)

## (register 22 bit 4=1)

Another relatively unused multi-color mode is the multi-color text mode. In this mode characters on the screen can have more than one color. For example, you can define a zero made up of a white circle with a blue slash through it. If the multi-color mode is enabled, the VIC checks to see if bit 3 of the color register is set. This means that the color of the character is greater than 7 (8-15). If this is the case, the character is displayed in multi-color mode. The character no longer has an $8 \times 8$ matrix, but just a $4 x 8$ matrix with the following bit combinations:

| Bits | Color register | Defined at address |
| :--- | :--- | :--- |
| 00 | Background register 0 | \$D021 (53281) |
| 01 | Background register 1 | \$D022 (53282) |
| 10 | Background register 2 | \$D023 (53283) |
| 11 | Color register | Color RAM \$D800-\$D800+1000 |

If the bit combination is 11 , the color is taken from the lower three bits of the color register. If bit three is not set in the color register (color 0-7), a normal single-color $8 \times 8$ matrix is displayed. This mode is only useful if you define your own character set. This mode is used in some games because it is easier to program than the hi-res mode. Switch to this mode once: Since these characters are not intended for multi-color mode, you get a colored spectacle:

## POKE 53248+22,PEEK(53248+22) OR 16

The following command is used to turn this mode off again:
POKE 53248+22,PEEK(53248+22) AND 239

### 2.5.4 Extended-color mode

## (register 17 bit 6=1)

Even all this wasn't enough for the designers of the VIC. They created yet another mode: the extended-color mode. This mode is very similar to the normal text mode. A character can consist of only two colors, but the background color is not necessarily the same. One can choose between three background colors (for the 0 -bits), while the 1 -bits get their color from the color register. The background color is determined by the two most-significant bits in the video RAM:

| Bits | Background color register \# |
| :--- | :---: |
| 00 | 0 |
| 01 | 1 |
| 10 | 2 |
| 11 | 3 |

Since two bits have been taken away from the video RAM, only six bits remain to define the character to be displayed. This has the result that only 64 characters can be represented--these are the lowest 64 characters. There are two sides to everything...

### 2.6 Smooth Scrolling

You may have seen this word in some computer literature and wondered what it means.

Smooth scrolling is beautiful as it sounds: by means of this capability you can move the screen horizontal or vertically by one pixel. Scrolling is the shifting of the screen. This can be used in games to create moving backgrounds so that one gets smooth scrolling. This movement can take place in any one of four directions (up, down, left, or right). Moving in one direction causes one row of pixels to be covered up while a new row appears at the other end. The screen can be placed in eight different positions with this scrolling, sufficient to allow a character to appear on the screen slowly. To make use of smooth scrolling, the screen must be made smaller. The VIC has two bits available to do this, in which one can select the display mode of $38 / 40$ characters per line and $24 / 25$ lines. The border then increases correspondingly.

If we want to move the screen vertically, we must give up a line, while if we want to move it horizontally, we lose two characters per line. To switch to the 38 -column mode, bit 3 of register 22 must be cleared:

## POKE 53248+22,PEEK(53248+22) AND 247

After you have entered this line, the screen shrinks in size. To switch back to the "normal" mode, we must set bit 3 again:

$$
\text { POKE 53248+22,PEEK(53248+22) OR } 8
$$

The same thing applies to the 24 -line mode. Here bit 3 of register 17 must be cleared if we want 24 lines:

POKE 53248+17,PEEK(53248+17) AND 247
POKE 53248+17,PEEK (53248+17) OR 8
In register 22, bits $0-2$ indicate what offset the left edge of the screen has. By varying these three bits one can achieve soft scrolling in the horizontal direction. If you want to scroll vertically, the offset in register 17 must be changed accordingly.

But we don't want to keep you in suspense any longer. Here is a demo program to clarify what effects can be achieved with smooth scrolling:


Naturally this smooth scrolling works in the graphic mode too. It is in the graphic mode that the most refined effects can be created. For example, you can have a space ship moving soundlessly through a never-ending universe. After all eight rows of points have been scrolled, you must fill a graphic column or row with new values.

You can see that the VIC-II chip offers a great deal. Not everything is covered by the BASIC 7.0 commands. This chapter covers all of the features of the VIC-II so that you won't miss out on anything.

## Chapter 3: Input and Output Control

### 3.1 General Information about the CIA 6526

CIA stands for Central Intelligence Agency, though that really doesn't concern us here. For us, CIA stands for Complex Interface Adapter, and that should be more interesting. The Commodore 128 uses the CIA 6526. A brief run-down of its main features:

* 16 individually programmable input/output lines
* 8 or 16 -bit handshake for input and output
* 2 independent, cascadable 16 -bit interval timers
* 24 -hour (AM/PM) clock with programmable alarm time
* 8 -bit shift register for the serial I/O


### 3.1.1 Pin Configuration

1 GND
2-9 I/O PA (port A); 8-bit directional
10-17 I/O PB (port B); 8-bit directional
Bits $6 \& 7$ can be programmed to signal the time-out of both timers
18 -PC (port control); output only;
signals the availability of data on port B or both ports
19 TODD (Time Of Day); input only, $50 / 60 \mathrm{~Hz}$; triggers the real-time clock
$20+5 \mathrm{~V}$; operating voltage
21 -IRQ (interrupt request); output only;
0 if a set bit in the ICR matches the occurrence of the given event
22 R/W (read/write); input only;
$0=$ input from data bus
$1=$ output to data bus
23 -CS (chip select); input only;
$0=$ data bus valid, $1=$ data bus high-impedance (tri-state)
24 -FLAG; input only; meaning same as -PC
2502 (system clock 2); input only all data bus actions occur only on 02=1

26-33 DB7-DB0 (data bus); bidirectional; interface to processor
34 -RES (reset); input only; $0=$ reset CIA
35-38 RS3-RS0 (register select); input only; serves to select a 16-bit register; valid only if -CS=0
39 SP (serial port); bidirectional; input/output of the shift register
40 CNT (count); bidirectional; input/output of the shift register clock or trigger input for the interval counter.

### 3.2 Register Description of the CIA

REG $0 \quad$ PRA (port register A)
Access: read/write
Bits 0-7: This register corresponds to the condition of pins PA0-PA7.

REG $1 \quad$ PRB (port register B)
Access: read/write
Bits 0-7: This register corresponds to the condition of PB0-PB7.

REG 2 DDRA (data direction register A)
Access: read/write
Bits 0-7: These bits determine the direction of data on the corresponding data bits of port A.
$0=$ input, $1=$ output
REG 3 DDRB (data direction register B)
Access: read/write
Bits 0-7: These bits determine the direction of data on the corresponding data bits of port B .
$0=$ input, $1=$ output

| REG 4 | TA LO (Timer A, low byte) |
| :---: | :---: |
|  | Access: read |
|  | Bits 0-7: This register returns the current condition of the |
|  | low-order byte of time A. |
|  | Access: write |
|  |  |
|  | the value from which timer is supposed to count down to zero. |
| REG 5 | TA HI (Timer A, high byte) |
|  | Access: Read |
|  | Bits 0-7: This register returns the current condition of the high-order byte of time A. |
|  | Access: Write |
|  | Bits 0-7: This register is loaded with the high-order byte of the value which timer is supposed to count down to zero. |
| REG 6 | TB LO (Timer B, low byte) |
|  | Same as register 4. |
| REG 7 | TB HI (Timer B, high byte) |
|  | Same as register 5 . |
| REG 8 | TOD 10ths (Clock tenths of a second) |
|  | Access: Read |
|  | Bits 0-3: Tenths of a second in BCD format |
|  | Bits 4-7: Always 0 |
|  | Access: Write and CRB bit 7=0 |
|  | Bits 0-3: Tenths of a second in BCD format |
|  | Bits 4-7: Must be 0! |
| REG 9 | TOD SEC (Clock seconds) |
|  | Access: Read |
|  | Bits 0-3: Seconds (one's digit) in BCD format |
|  | Bits 4-6: Tens of seconds in BCD |
|  | Bit 7: always zero |
| REG 10 | TOD MIN (Clock minutes) |
|  | Access: Read |
|  | Bits 0-3: Minutes (one's digit) in BCD format |
|  | Bits 4-6: Tens of minutes in BCD |
|  | Bit 7: always zero |
|  | Write access as per REG 8. |

REG 11 TOD HR (Clock hours)
Access: Read
Bits 0-3: Hours (one's digit) in BCD format
Bits 4: Tens of hours
Bits 5-6: Always zero
Bit 7: 0=AM, 1=PM
Write access as per REG 8
REG 12 SDR (Serial data register)
Access: Read/write
Bits 0-7: The data are shifted out to or shifted in from pin SP from/to this register.

REG 13 ICR (Interrupt control register)
Access: Read (INT DATA)
Bit 0: 1=Timer A timeout
Bit 1: $1=$ Timer B timeout
Bit 2: 1=Alarm time equals clock time
Bit 3: $1=$ SDR full/empty (depending on operating mode)
Bit 4: $1=$ Signal on FLAG pin
Bits 5-6: Always zero
Bit 7: At least one bit in INT MASK matches a bit in INT DATA
Note: Reading this register erases all of the bits!
Access: Write (INT MASK)
Meaning of bits as above, except bit7:
$\begin{aligned} & \text { Bit 7: } \text { 1=Every 1-bit sets the corresponding mask bit. The } \\ & \text { other remain unchanged. } \\ & 0=\text { Every } 1 \text {-bit clears the corresponding mask bit. The } \\ & \text { other remain unchanged. }\end{aligned}$
REG 14 CRA (Control Register A)
Access: Read/write
Bit 0: $1=$ Timer A start, $0=$ stop
Bit 1: 1=Signal timer A timeout on pin B6
Bit 2: 1=Every timeout on timer A inverts PB6
$0=$ Every timeout on PB6 creates a high signal on PB6 for the length of the system clock
Bit 3: 1=Timer A counts down to zero and stops $0=$ Timer A counts down to zero and repeats continuously

Bit 4: 1=Absolute loading of start value in timer A. This bit functions as a strobe. It must be set for each absolute load.
Bit 5: This bit determines the source of the timer trigger. $1=$ timer counts rising CNT edges, $0=$ timer counts system clock pulses.
Bit 6: $1=\mathrm{SP}$ is output, $0=$ SP is input
Bit 7: $1=$ Real-time clock trigger is 50 Hz
$0=$ Real-time clock trigger is 60 Hz
REG $15 \quad$ CRB (Control register B)
Access: Read/write
Bits 0-4: These bits have the same meaning as in REG 14, except they apply to timer B and PB7.
Bits 5-6: These determine the source of the trigger for timer B. $00=$ timer counts system clocks, $01=$ timer counts rising CNT edges, $10=$ timer counts timeouts of timer A, 11=timer counts timeouts of timer A when $\mathrm{CNT}=1$.

### 3.3 I/O Ports

Ports A and B each consist of an 8-bit data register (PRA or PRB) and an 8-bit data direction register (DDRA or DDRB). When a bit is set in the DDR, the corresponding bit in the PR functions as an output. If a bit in the $\mathrm{DDR}=0$, the corresponding bit in the PR is defined as an input.

During a read access, the PR returns the current condition of the corresponding pins (PA0-7, PB0-7); it does this for both input and output pins. PB6 and PB7 can assume output functions for the two timers.

The data transfer between the CIA and the "outside" world connected to PA/PB can be accomplished with handshaking. PC and FLAG are used for this. PC goes low for one clock period when a read or write access occurs on PRB. This signal can indicate the availability of data on PRB or indicate receipt of data by PRB. FLAG is a trailing-edge triggered input which can be connected to the PC of another CIA, for example. A trailing edge on FLAG sets the FLAG interrupt bit.

The serial data port SDR is a synchronous 8 -bit shift register. CRA bit 6 determines the input or output mode. In the input mode the data are accepted into the shift register on a rising edge on CNT. After 8 CNT pulses
the contents of the shift register are placed in SDR and the SP bit in ICR is set. In the output mode timer A functions as a baud rate generator. The data are shifted out of SDR to SP at half the timeout frequency of timer A. The theoretical limit to the baud rate is $1 / 4$ of the system clock.

The transfer begins after data are written to the SDR, assuming timer A is running and is in the continuous mode (CRA bit $0=1$ and bit $3=0$ ). The clock derived from timer A appears on CNT. The data from SDR are loaded into the shift register and are shifted out on every trailing edge on CNT. After 8 CNT pulses, the SP signal is created. If the SDR is loaded with new data before this event, these are automatically loaded into the shift register and shifted out. No interrupt is generated in this case.

The data in SDR are shifted out high-order bit first. Data going into the register must following the same format.

### 3.4 The Timers

Both timers have a 16 -bit timer (read-only) and a 16-bit temporary storage (write-only). If a timer is read, its current contents are returned. When writing, the data are first written to the temporary storage.

Both timers can be used independently of each other or in connection. The various operating modes allow long time delays, variable pulse lengths, and pulse chains. By using the CNT input, the timer can measure external pulses or frequencies.

Each timer has a control register (CRA and CRB) assigned to it, which allows the following functions:

## Start/Stop (Bit 0)

This bit allows the timer to be started or stopped at any time.

## PB ON/OFF (Bit 1)

This bit directs the timeout to PB (PB6 for timer A, PB7 for timer B).
This function has precedence over the data direction set in DDRB.

## Toggle/Pulse (Bit 2)

This bit determines the method in which the timeout signals will appear on PB. Either the condition of PB is inverted at every timeout, or a positive pulse is created for the duration of the clock.

## One-shot/Continuous (Bit 3)

In the one-shot mode the timer counts from the temporary storage value down to zero, sets the IRC bit, reloads the timer with the temporary storage value and stops. In the continuous mode, this procedure does not stop.

## Force-load (Bit 4)

This bit allows the timer to be loaded at any time, independent of whether it is running or not.

## Input mode (Bit 5 CRA, Bits 5-6 CRB)

These bits select the clock which determines the rate at which the timers will count down. Timer A can be clocked either by the system clock or by a clock supplied on CNT. Timer B can be further clocked by the timeout pulses from timer A, either absolutely or dependent on $\mathrm{CNT}=1$.

### 3.5 The Real-time Clock

There is a 24 -hour real-time clock (TOD) in the CIA with a resolution of $1 / 10$ second. In consists of four registers: Hours, minutes, seconds, and $1 / 10$ ths of second. In the hour's register, the highest bit (bit 7) indicates whether it is AM or PM. All registers are given in BCD format so that the clock can be used without a lot of processor effort, even in machine language.

The clock is a $50 / 60 \mathrm{~Hz}$ signal at the pin TOD, which can be programmed in CRA bit 7. In addition, there is an alarm register that can be used to generate an interrupt at any desired time. The alarm register occupies the same address as the TOD register, so the access is controlled by CRB bit 7 .

Note that the alarm register is write only! Any read access returns the TOD register regardless of the state of CRB bit 7.

In order to be able to properly set and read the alarm time, the following order must be preserved:

If the hours register is written, the clock automatically stops--it starts to run when the tenth of second register is loaded. The starting of the clock can be controlled exactly in this manner.

Since a carry can occur in a register already read when reading the clock, the registers are stored in temporary storage. This temporary storage is freed again when the tenths of a second are read.

### 3.5.1 Real-time in BASIC

Most of you probably know about the "clock" available from BASIC, TI\$ and TI. Unfortunately the long-time accuracy of this clock leaves much to be desired; it is off about $1 / 2$ hour per day.

If you need a more exact time indication, you can use the real-time clock built into the CIA. Thie CIA clock uses the line frequency, which has excellent long-term accuracy.

Here are two BASIC programs, one for setting the clock time, and one for reading it. Since it doesn't make a whole lot of sense to read the tenths, the register is always set to zero.

```
10 C=56328: REM BASE ADDRESS OF THE CLOCK IN CIA1
20 REM C=56584 FOR THE CLOCK IN CIA2
30 POKE C+7, PEEK(C+7) AND 127: REM SET CLOCK TIME
40 POKE C+6, PEEK(C+6) AND 128: REM LINE FREQ=60HZ
50 INPUT "PLEASE ENTER THE TIME IN THE FORMAT
    HHMMSS: ";A$
60 H=VAL (LEFT$ (A$, 2))
70 M=VAL (MID$ (A$, 3, 2))
80 S=VAL (MID$ (A$,5))
90 IF H>23 THEN 40 : REM ERROR
100 IF H>11 THEN H=H+68 : REM SET PM FLAG IF
    NECESSARY
110 POKE C+3,16*INT (H/10) +H-INT (H/10)*10
120 IF M>59 THEN 40 : REM ERROR
130 POKE C+2,16*INT (M/10) +M-INT (M/10)*10
140 IF S>59 THEN 40 : REM ERROR
150 POKE C+1,16*INT (S/59) +S-INT (S/59)*10
160 POKE C,O : REM TENTHS -- START CLOCK
```

The values are converted to BCD format in lines 110,130 , and 150. You can use the following program to read the clock:

```
10 C=56328 : REM BASE ADDRESS OF THE CLOCK IN CIA1
20 PRINT CHR$ (147) : REM C=56584 FOR CLOCK IN CIA2
30 H=PEEK (C+3):M=PEEK (C+2):S=PEEK (C+1):T=PEEK (C)
4 0 ~ F L = 1
50 IF H>32 THEN H=H AND 127: FL=0: REM FLAG FOR PM
60 H=INT (H/16)*10+H-INT(H/16)*16:ON FL GOTO 80
70 IF H=12 THEN 90: ELSE H=H+12
8 0 ~ I F ~ H = 1 2 ~ T H E N ~ H = 0 ~
90 M=INT (M/16)*10+M-INT (M/16)*16
100 S=INT (S/16)*10+S-INT (S/16)*16
110 T$=MID$(STR$(T),2)
120 H$=RIGHT$("O"+MID$ (STR$ (H), 2), 2)
130 M$=RIGHT$("O"+MID$(STR$ (M), 2), 2)
140 S$=RIGHT$("O"+MID$(STR$(S), 2), 2)
150 PRINT "<Home>";
160 PRINT H$;":";M$;":";S$;":";T$
170 GOTO 30 : REM LOOP
```

If you press the STOP/RESTORE key combination, the clock must be reset because the operating system sets all of the registers back to the starting values. Unfortunately, the bit responsible for the clock $(50 / 60 \mathrm{~Hz})$ is also affected by this.

### 3.6 The CIAs in the Commodore 128

If you want to make use of the CIAs in the Commodore 128, you must remember that the CIAs have predetermined tasks to perform. Its first priority is to handle the interrupts, which the operating system requires for a number of routines. If possible, refrain from changing the ICR register.

## CIA 1: Base address \$DC00 (56320)

## REG 0 (PRA)

Bits 0-7: In normal operation the row selection of the keyboard matrix is found here. Some bits are also connected to controller port 1 on the outside of the computer. This is used to connect joysticks or paddles.
Bits 0-4: Joystick 0, order: up, down, (left right, and fire button).
Bits 6-7: Select paddle set A/B. Only one of the two bits may be 1 .

## REG 1 (PRB)

Bits 0-7: In normal operation the column selection of the keyboard matrix is found here, if a key was pressed.
Bits 0-4: The same function as REG 0, but for control port 2 (joystick 1).
REG 13 (ICR)
Bit 4: Input data on cassette port.
Timer A and CRA are required for the disk operation, timer B \& CRB for the cassette operation.

## CIA 2: Base address \$DD00 (56576)

REG 0 (PRA)
Bits 0-1: VA 14-15 (highest-order address bits of the video RAM),
Bit 2: TXD (only in connection with an RS-232 cartridge, else free),
Bit 3: ATN (serial bus output)
Bit 4: CLOCK (serial bus output)
Bit 5: DATA (serial bus output)
Bit 6: CLOCK (serial bus input)
Bit 7: DATA (serial bus input)
REG 1 (PRB)
Bits 0-7: User port/RS-232. These bits have following meaning when an RS-232 cartridge is inserted:
Bit 0: RXD (Receive Data)
Bit 1: RTS (Request To Send)
Bit 2: DTR (Data Terminal Ready)
Bit 3: RI (Ring Indicator)
Bit 4: DCD (Data Carrier Detect)
Bit 6: CTS (Clear To Send)
Bit 7: DSR (Data Set Ready)
REG 13 (ICR)
Bit 4: RXD (only for RS-232 operation, else free).
Timer A \& CRA are required for the RS-232 baud rate, timer B \& CRB for the RS-232 bit checking.

### 3.7 The Joystick

In addition to the BASIC 7.0 commands for reading the joystick you can use the following BASIC program for interpreting the data:

```
10 J1=56320 : REM JOYSTICK PORT 1
20 J2=56321 : REM JOYSTICK PORT 2
3 0 ~ J = P E E K ( J 1 ) ~ : ~ R E M ~ R E A D ~ F R O M ~ P O R T
4 0 ~ I F ~ ( J ~ A N D ~ 1 ) = 0 ~ T H E N ~ P R I N T ~ " U P ~ " ; ~
50 IF (J AND 2) =0 THEN PRINT "DOWN ";
60 IF (J AND 4) =0 THEN PRINT "LEFT ";
70 IF (J AND 8)=0 THEN PRINT "RIGHT ";
80 IF (J AND 16)=0 THEN PRINT "FIRE";
90 PRINT: GOTO 30
```

The program reads from joystick port 1 ; if you want to read from port 2 , you need only replace J1with J2 in line 30.

If you want control in two directions at once, such as up and right, this can also be read--in our example both directions are displayed on the screen. This increases the number of directions from 4 to 8.

### 3.8 The Commodore 128 Serial Bus

Peripheral devices are connected to the computer via the serial bus. These can be such things as a printer or disk drives. You can think of a bus as working like this: Data is transported from the computer over the bus to specific stops (peripheral) and they return via the same path. The serial bus built into the Commodore 64 and 128 is a trimmed-down version of the bus included in the "larger" Commodore computers. The "big" bus has 24 lines while the "smaller" bus has only 6 . This reduction may have been made for reasons of cost or space, but this bus has definitely contributed to the success of the Commodore computers (Many even think that it is Commodore's secret recipe).

Here is the pinout of the bus:
1 SRQ; Service request. If a device has completed a task and now needs new data, or has some to send, or requires some kind of action, it can signal the controller by means of this line (like in the hospital where you can ring for a nurse). This initiates an identify cycle (by means of EOI or ATN), in order to determine which device is involved. This function is not used on the Commodore.

2 GND; ground connection
3 ATN; (In) ATtentioN. Whenever the controller wants to send a command, it activates this line. It must still be determined for which device the command is intended (all of the devices should "listen"). This is done when the device address is transmitted so that the other devices can get off the bus.

4 CLK; (In/Out) CLocK. Since the data travel through the bus bit by bit in serial and not in parallel, the TALKER sends a CLK pulse along with each bit, which indicates the validity of the data line.

5 DATA (In/Out) is the sole data line, over which a data byte is shifted with the lowest-order byte first.

6 RESET; sends a reset to the connected devices.


All of the additional lines found on the larger bus, like EOI, NDAC, etc., are simulated or replaced by the two lines CLK and DATA. The time between the signal jumps of the two lines gives information about the signal.

### 3.8.1 Fast and slow modes

You may think it a waste to leave one line unused on the already puny bus. But unfortunately, that's the way it is--at least in the "normal" mode.

If there is a "normal" mode, you know there must be some other "abnormal" mode. This is true! As you know, the 1541 can hardly be described as a fast disk drive (quite the opposite). This is because each byte must be picked to pieces and then sent over the bus bit by bit. This deplorable state of affairs must be corrected--what good is a super machine like the Commodore 128 when it has such a handicap? Commodore developed the 1571 disk drive which loads up to eight times (!) faster than the 1541 (you can find out more in the book 1571 Internals by Abacus Software). Other things have been added in the CP/M mode as well. The speed advantage is possible only in the 128 mode, not in the 64 mode. The 1541 can be operated as usual in the 128 mode.

You may have already given some thought as to how this speed increase was accomplished; with the help of the unused SRQ signal. In the fast serial mode this line is used as second CLK line, as a fast, bidirectional CLOCK line.

On power-up, the 1571 is always in the slow mode, which is why you can connect it to a C-64. The user can then specify the "fast" mode, which will remain in effect until it is turned off. The existing kernal routines in the $\mathrm{C}-128$ have been changed in order to recognize the fast and slow modes. There is a special flag in the kernal to indicate if the current peripheral device is fast or slow.

In order to declare the 1571 as a fast device, the user must send an HRF signal (Host Request Fast). This is done by sending eight CLOCK pulses over the SRQ line. The 6526 on the control board of the 1571 disk drive recognizes this signal and generates an interrupt. A flag is then set in the drive which indicates the fast mode. If the disk drive is the LISTENER and receives data, it sends a DRF signal (Device Request Fast). By means of this signal the computer recognizes that the disk drive can send and receive data in the fast mode. A 1541 can't send this signal, of course. The fast-mode flag in the computer can be reset by the following occurrences:

UNLISTEN, UNTALK, bus error, and <RUN/STOP><RESTORE>

### 3.8.2 The device addresses

It's possible to connect a variety of devices to the serial bus, such as two disk drives and a printer. This makes it necessary to be able to distinguish between the different devices so that the data know where they have to "get off the bus." You can imagine a device address as a house number. The values $0-30$ are possible as device addresses.

Device address
0-3 Internal device (keyboard, screen, user port, cassette port)
4-7 Normally CBM printer
8-11 Normally CBM disk drives
12-30 Not used
The device address contains additional information besides the actual device number: the action which is to be performed. The possible actions are the following:

32 The device is addressed as a LISTENER, which means that it is to receive data.
This action is called for by the BASIC command PRINT\# or DSAVE, for instance.

64 The device is supposed to be the TALKER; it is supposed to send data.
This is used, for example, by the BASIC commands INPUT\# or DLOAD.

48 The operating mode LISTEN is ended (UNLISTEN). The lower half-byte (device) is always 15.

80 The operating mode TALK is ended (UNTALK). The lower half-byte is always 15 .

For example, if you want to address a printer with the device address 4 for printing, the whole device address is $32+4=36$ (\$24).

### 3.8.3 The secondary address

The secondary address does not select a device on the serial bus--it is used to select a mode in the device addressed. For example, a specific printing mode can be selected on most printers by specifying a secondary address. On the CBM printers, secondary address 0 selects the upper/graphics mode, secondary address 7 selects the upper/lowercase mode. With a disk drive one can choose a data channel with the secondary address.

The secondary address is also composed of the actual secondary address and the connection in which the secondary address occurs.

| 96 | PRINT, INPUT, or GET |
| :--- | :--- |
| 224 | CLOSE |
| 240 | OPEN |

This next table will also prove useful. It shows the bit patterns for the individual device and secondary addresses.

Command
Host Request Fast
Device Request Fast
Talk address
Listen address
UNTALK
UNLISTEN
SA OPEN
SA CLOSE
SA normal

Abbreviation
HRF
DRF
(TA)
(LA)
(UNTLK)
(UNLSN)
(SA(O))
(SA(C))
(SA)

Binary value
\%1111 1111
$\% 00000000$
\%010x xxxx
\%001x xxxx
$\% 01011111$
\%0011 1111
$\% 1111$ ууyy
\%1110 yyyy
\%011z zzzz

The normal secondary address (zzzz) may have a value between 0 and 31. The channel address (yyyy) may have a value between 0 and 15. As an example, the secondary addresses and their meaning for the 1541 disk drives:

00 - PRG type (read data channel)
01 - PRG type (write data channel)
02-14 - Channels for all file types
15 - Command channel

### 3.8.4 The system variable ST

When peripheral devices are connected, errors can naturally occur. The system variable ST gives information about whether the last action on the serial bus was successful or not. If it was not successful, the error can be analyzed by means of the error code passed in the status variable ST. ST can have the following values:

1 Can occur after OPEN or PRINT. After transmission of a byte, no acknowledgement was received via NDAC within 64milliseconds (ms), and it will probably not come.

2 Can occur during INPUT or GET. If a device is addresses as a TALKER and does not send a byte within 64 ms , ST contains this value.

64 The data byte last transmitted was sent in connection with an EOI (End Of Information), which means the end of the file (EOF) for the disk drive.
-128 An addressing attempt produced no reaction on the drive. In this case a BASIC program will display the error message DEVICE NOT PRESENT; in machine language you can react in whatever manner is appropriate.

A combination of these values can also occur. Here it is advisable not to read the absolute value in a BASIC program, but just the appropriate bit:

## 1000 IF (ST AND 64) THEN PRINT " $<\mathrm{EOF}>$ "

To read the status word ST in machine language, it is necessary to get it from the zero page. Fortunately, it is at the same address in both the 64 and 128 modes: $\$ 90$ ( 144 decimal). Reading the value in machine language would look like this:

| LDA $\$ 90$ | ; Get status variable |
| :--- | :--- |
| AND \#\$40 | ;bit 6 set? |
| BNE EOF | ;EOF reached |



## Chapter 4: The Sound Chip SID

### 4.1 The Sound Controller

### 4.1.1 General information about the SID

Music is an interesting computer applications area. You are fortunate that such a powerful synthesizer (the SID chip) is contained inside the C-128. It is the same component contained in the Commodore 64. Almost every game uses some of the SID's soundmaking capabilities, but none really push the chip to its limits. Often the best-known melodies can be heard coming from the computer in all possible and impossible tone colors. The computer can also talk, thanks to the SID, without additional hardware. All it needs is the right program.

SID stands for Sound Interface Device. While many synthesizers have only one voice (monophonic), the SID has three completely independent, freely programmable voices (polyphonic). Competing computers have also adopted this element and installed polyphonic synthesizers.

Here are the important features of the SID 6581:

* 3 independent, freely programmable voices
* 4 mixable wave types for each voice
* 3 mixable filters (highpass, lowpass, bandpass)
* Envelope generator (ADSR control) for each voice
* 2 cascadable ring modulators
* alternation option for external signal sources
* Two 8-bit A/D converters


## The Block Diagram of the SID



### 4.1.2 Pinout of the 28 -pin device:

1-2 CAP1A, CAP1B; connection for capacitor for programmable filter. Recommended capacitance: 2200 pF .
3-4 CAP2A, CAP2B; like 1-2
$5 \quad-$ RES (reset); $=0$ brings the SID back to start-up state
602 (system clock); all data bus actions occur only while 02=1
7 R/W (read/write); 0=write access, 1=read access
8 -CS (chip select); $0=$ data bus valid, $1=$ data bus high-Z (tri-state)
9-13 A0-A4 (address bits 0-4); serve to select one of the 29 registers 14 GND (ground); Note: The SID should have its own ground connection for power in order to reduce interference with or from other system components.
15-22 D0-D7; data lines to and from the processor system
$23 \quad$ A2IN (analog input 2); operation described in Section 4.1.4
24 A1IN (analog input 1); as 23, except for A/D converter 1
$25 \quad$ VCC; supply voltage +5 V
26 EXT IN (external input); input for external audio signals to be alienated through the SID.
27 AUDIO OUT; summed output of all signals created in the SID
28 VDD; supply voltage +12 V
As we already mentioned, the SID 6581 has three independently programmable voices.

No doubt some of our readers have already programmed sounds or sound sequences in BASIC 7.0. However, complex sound and music cannot be produced using the BASIC 7.0 commands. Also, the easy-to-use commands are not available in the 64 mode; this is no reason to give up since you can get a lot out of the SID with POKE commands; in principle the BASIC 7.0 interpreter does the same thing when it executes your commands.

Those of you who have programmed some sounds in BASIC are familiar with or aware of terms like "envelope" and "amplitude modulation." We will explain these terms for everyone because they are very important when working with the SID.

Each voice consists of an oscillator, an envelope generator, an amplitude modulator, and waveform generator. With a clock frequency of 1 MHz , the oscillator creates a fundamental frequency in the range $0-8200 \mathrm{~Hz}$
with a resolution of 16 bits. Four different waveforms are possible: sawtooth, square (with variable duty cycle), triangle, and the "white noise" familiar to every hi-fi freak. The waveform is an important criterion for the tone picture of the created sound, since every waveform has its own set of harmonics. A triangle wave is very soft, like a wood flute. The sawtooth waveform sounds more metallic, like a trumpet. A clarinet resembles a square wave; it sounds very hollow. This leaves the white noise, which doesn't really resemble any instrument, but can be used to simulate drums. Special noise effects can be best created by superimposing another waveform on the noise. Noise is achieved through the superimposition of many random frequencies.

The amplitude modulator affects the volume while the tone is being generated. This modulator is controlled by the envelope generator, which you can program directly. We will see how the envelope generator is programmed later.

In addition, the outputs of the all the devices can be sent to a programmable filter where you can further influence the tone color. Another possibility for SID fans: Voices 1 and 2 can be ring-modulated by voice 3. That means that it consists of the fundamental voice together with the sum and difference with voice 3 . With voice 3 you can read out the current value of the envelope generator during the course of a sound and then change the filter based on this data, for instance.

### 4.1.3 Register description of the SID

The base address of the SID 6581 is \$D400 (54272).
REG $0 \quad$ Lower byte of oscillator frequency for voice 1.
REG 1 Upper byte of oscillator frequency for voice 1.
REG $2 \quad$ Pulse width LSB for voice 1.
REG $3 \quad$ Pulse width MSB for voice 1.
Registers 2 and 3 determine the on/off duty cycle of the square output on voice 1 . Only bits $0-3$ of register 3 are used.

REG 4 Control register for voice 1
Bit 0: KEY; Control bit for the course of the envelope generator. When changed from 0 to 1 , the volume of voice 1 increases from zero to the maximum value (REG 24) within the "attack" time specified in REG 5 and then within the "decay" time specified in REG 5 falls to the "sustain" level programmed in REG 6 , at which it remains until the control bit is changed to zero again. Then the volume falls to zero within the "release" time specified in REG 6.
Bit 1: SYNC; $1=$ oscillator 1 is synchronized with oscillator 3. This bit also has effect when voice three is supposed to be silent.
Bit 2: RING; 1=the triangle waveform output of oscillator 1 is replaced by a frequency mix (sum and difference of the frequencies of voices 1 and 3 ). This effect also occurs when voice three is silent.
Bit 3: TEST; When another waveform is selected along with the noise generator in the same oscillator, it can occur that the noise generator is disabled. It can be re-enabled with this bit. Bit 4: TRI; $1=$ triangle wave form selected.
Bit 5: SAW; 1=sawtooth waveform selected.
Bit 6; PUL; $1=$ square waveform selected. The on/off relationship of this waveform is controlled in REG 2 and REG 3.
Bit 7: NSE; $1=$ noise generator selected.
Note for bits 4-7: It is possible in practice to select multiple waveforms at the same time. In addition to what was said for bit 3, it should be noted that result is not exaclty the sum of all of the forms but more of a logical AND of the components.

REG 5 ATTACIDECAY
Bits 0-3: These bits determine the time it takes until the volume falls from the maximum value to the sustain level. The selectable range is from 6 ms to 24 seconds.
Bits 4-7: Here the time is takes for the volume to reach the maximum value after the KEY bit is set is defined. The selectable range is from 2 ms to 8 seconds.

## REG 6 SUSTAIN/RELEASE

Bits 0-3: These bits determine the time within which the volume will fall from the sustain level after the KEY bit is cleared (end of the tone). The selectable range is 6 ms to 24 seconds.
Bits 4-7: These bits specify the sustain level, the volume which will be maintained after the maximum value is reached and before it falls back.

REG 7-13 These registers control voice 2 in the same manner as do register 0-6, with the following exceptions:
SYNC synchronizes oscillator 2 with oscillator 3.
RING replaces the triangle output of oscillator three with the frequency mix of oscillators 2 and 3.

REG 14-20 These registers control voice 3 in the same manner as do registers 0-6 for voice 1 , with the following exceptions:
SYNC synchronizes oscillator 3 with oscillator 2.
RING replaces the triangle wave from oscillator 3 with the frequency mix from oscillators 2 and 3.

REG 21 Filter frequency, low-order byte Only bits 0-2 are used.

REG 22 Filter frequency, high-order byte
The 11-bit number in registers 21 and 22 determines the frequency.
In the Commdore 128 this frequency is determined as follows:
$\mathrm{F}=(30+\mathrm{W} * 5.8) \mathrm{Hz}$, whereby W is the 11-bit number.
REG 23 Filter resonance and switch
Bit 0: $1=$ voice 1 is directed to the filter
Bit 1: $1=$ voice 2 is directed to the filter
Bit 2: $1=$ voice 3 is directed to the filter
Bit 3: 1=the external source is directed to the filter
Bits 4-7: These bits determine the resonance frequency of the filter. These are used to enhance specific sections of the frequency spectrum. The effect is especially noticeable on the sawtooth waveform.

REG 24 This register has the following purposes:
Bits 0-3: Total volume
Bit 4: Switches the lowpass filter on
Bit 5: Switches the bandpass filter on
Bit 6: Switches the highpass filter on
The high and lowpass filters have a slope of $12 \mathrm{~dB} /$ octave.
The bandpass filter has a slope of $6 \mathrm{~dB} /$ octave.
More than one filter can be enable at a time. If, for example, the high and lowpass filters are enabled, a notch filter results. In order to hear the effects of the filter, at least one filter must be enabled and at least one voice must be directed to the filter.
In general, the filter is used to filter out specific ranges of the frequency spectrum.
Filtering allows much finer and more ingenious manipulation of the tone picture than simply selecting the waveform permits.
Different instruments can be simulated perfectly by changing the filter frequency during the tone.

Bit 7: 1=voice 3 silent. This should be used whenever voice 3 is used to control the other voices.

All of the register described so far can only be written to. A read access returns no useful information. Only read accesses may be made to the following registers:

REG 25 A/D Converter 1
REG 26 A/D Converter 2
REG $27 \quad$ Noise generator for voice 3
This register returns a random number which corresponds to the current state of the noise generator 3 . The generator must be enabled, but voice 3 can be made inaudible (bit 7 in REG $24=1$ ).

REG 28 Envelope generator for voice 3
This register returns the current condition of the relative volume of voice 3 . This can be used to vary the frequency or filter parameters during the tone creation, for example. An example of this can be found in section 4.2.2.

Now that we have seen the table of registers, we want to clarify their use by means of short examples. We will place the emphasis on the tone-producing registers in section 4.1.5. Now we will examine the A/D converters.

### 4.1.4 The analog/digital converter

The words analog and digital are widely known. For example, clocks and watches with hands are called analog, while ones which display the time using numerals are called digital. These terms are derived from the way in which the time is displayed.

An A/D converter is a device for converting an analog signal, such as a voltage, to a digital value. The problem is that one must convert an analog value with theoretically an infinite number of levels to a finite digital value with predetermined levels. In this conversion there is a maximum error of $+/-$ the smallest digital step.

As you can gather from the registers, the SID 6581 contains two A/D converters. These are designed with an internal reference voltage of about 2.5 volts.

The measuring procedure consists of charging an external capacitance and then placing a value in register 25 or 26 corresponding to the time required for a new charge of the capacitor to reach the reference voltage. This process is carried out repeatedly.

### 4.1.4.1 The operation of the $A / D$ converter

A requirement of this type of $A / D$ converter is that only resistance values can be measured, such as the position of a potentiometer, a light-sensitive resistance, or a temperature sensor.

If voltages are to be measured, they must first be converted to the appropriate form, possibly with the help of a unijunction transistor. The measurement is made simply by connecting +5 V to one end of the resistance and the other end to the analog input of the SID (available on the control port, the designations are POTX and POTY). The values read from register 25 and 26 are measures of the resistances.

In order to use the entire scale of 8 bits, the resistance must range from 200 ohms (no smaller) to 200 Kohms . The programming aspects of the A/D converter are handled in the next section.

### 4.1.4.2 Using paddles

Paddles are nothing more than potentiometers in handheld form and are therefore well suited for the A/D converters. The generic Atari type paddles can be connected to the Commodore 128. These are connected to control port 1 or 2 where you connect a joystick.

Since some bits in CIA 1 and 2 are responsible for reading the keyboard as well as the paddles, writing a program to read the paddles is not all that simple. The best thing to do is to turn the keyboard off to inhibit nonsensical values, but only during the exact time of access of the paddles, since otherwise the keyboard will not be read.

We want to show you a short machine language program that makes it possible to read the paddles with ease. The best thing to do is to include it in your BASIC programs in the form of a BASIC loader. The program occupies the area from \$OC00to \$0C41. This area was chosen because it is free in C-128 mode. You can of course move it if you want to use it in C-64 mode, remembering to change the address \$0C03 and \$0C16 accordingly.

| 0 COO | SEI | ; INHIBIT KEYBOARD |
| :---: | :---: | :---: |
| $0 \mathrm{CO1}$ | LDA \#\$80 | ; PARAMETERS FOR PADDLE SET A |
| 0 CO | JSR \$0C2E | ; GET A/D VALUES A1 AND A2 |
| 0 CO 6 | STX \$0201 | ; AND STORE |
| 0 CO 9 | STY \$0202 |  |
| OCOC | LDA \$DCOO | ; GET KEYS A FROM CIA1 |
| OCOF | AND \#\$0C | ; FILTER OUT REQUIRED BITS |
| $0 \mathrm{Cl1}$ | STA \$0200 | ; AND STORE |
| 0 C 14 | LDA \#\$40 | ; PARAMETERS FOR PADDLE SET B |
| 0 O 16 | JSR \$0C2E | ; GET A/D VALUES B1 AND B2 |
| OC19 | STX \$0203 | ; AND STORE |
| 0C1C | STY \$0204 |  |
| 0C1F | LDA \$DC01 | ; GET KEYS B FROM CIA2 |
| 0C22 | AND \# \$0C | ; FILTER OUT REQUIRED BITS |
| 0C24 | STA \$0205 | ; AND STORE |


| 0 C 27 | LDA | \# \$FF | ; ALL BITS OUTPUT IN CIA 1 |
| :---: | :---: | :---: | :---: |
| 0C29 | STA | \$DC92 | ; TO REENABLE KEYBOARD READ |
| 0C2C | CLI |  |  |
| 0C2D | RTS |  | ;RETURN TO BASIC PROGRAM |
| OC2E | STA | \$DC00 | ; SELECT PADDLE SET |
| 0 C 31 | ORA | \# \$C0 | ;AND SET CORRESPONDING BITS |
| 0 C 33 | STA | \$DC02 | ; TO OUTPUT |
| 0 C3 6 | LDX | \# \$00 | ; DELAY LOOP |
| 0 C38 | DEX |  | ; TO QUIET THE |
| 0 C 39 | BNE | \$CFF6 | ; A/D INPUT |
| 0С3B | LDX | \$D419 | ; GET A/D 1 |
| 0C3E | LDY | \$D41A | ; GET A/D 2 |
| 0C41 | RTS |  | ; BACK TO MAIN PROGRAM |

Here is the BASIC loader with an example program. Connect the paddles, start the program, and see what it does.

1 POKE 54528, 32: REM SET CONFIGURATION 128 ONLY
10 DATA $120,169,128,32,46,12,142,1,2,140,2,2,173$
20 DATA $0,220,41,12,141,0,2,169,64,32,46,12,142$
30 DATA 3,2,140,4,2,173,1,220,41,12,141,5,2,169
40 DATA $255,141,2,220,88,96,141,0,220,9,192,141,2$
50 DATA 220,162,0,202,208,253,174,25,212,172,26, 212,96
60 FOR M = 3072 TO $3072+65$
70 READ A: POKE M, A: NEXT : REM LOAD MACHINE LANGUAGE
80 AX $=515$ : REM PADDLE 1 CONTROL PORT 1
90 AY = 516 : REM PADDLE 2 CONTROL PORT 1
$100 \mathrm{BA}=517$ : REM BUTTON PADDLE 1
110 BX $=513$ : REM PADDLE 2 CONTROL PORT 2
120 BY = 514 : REM PADDLE 2 CONTROL PORT 2
$130 \mathrm{BB}=512$ : REM BUTTON PADDLE 2
135 PRINT"<CLR>"
140 SYS 3072 : REM START M/L
150 PRINT"<HOME>" PEEK (AX)" "PEEK (AY)" "PEEK (BA)
160 PRINT" <CRS DOWN TWO>" PEEK (BX)" "PEEK (BY)" "PEEK (BB)
170 GOTO 140

### 4.1.5 Programming the SID

We have already talked about terms like envelope and ADSR control; we will now look at how we can program the SID directly in machine language.

The tone color is determined by the selection of the waveform; filters can further be used to change the tone picture. The envelope determines the course of the tone, the volume, the length of the rise, etc. The following figure should clarify the individual stages that a sound goes through:


We can recognize from the figure that sound is divided into four basic stages: attack, decay to sustain level, sustain, and release to zero. The duration of individual stages can be set for each voice independently. The attack of the tone starts when the KEY bit is set (bit 0 , register 4 for voice 1). All values, including frequency, attack, decay, sustain, and release, must be defined before the KEY bit is set!

The tone rises from zero to the maximum volume (REG 14) within the time frame defined in attack (REG 5, bits 4-7). After the maximum value is attained, the volume drops to the sustain volume (REG 6, bits 4-7) within the decay (REG 5, bits 0-3) time. This volume is maintained until the KEY
bit is cleared. Once this happens, the volume falls back to zero within the release time (REG 6, bits $0-3$ ). The register numbers given in parentheses refer to voice 1 . For voice 2 you must add 7, and add 14 for voice 3 .

The duration of the attack can be defined in a time frame from 2 ms to 8 seconds. The values for decay and release lie in the range 6 ms to 24 seconds. These time frames are divided into 16 steps, which you see in this table:

| Value | Attack | Decay/Release |
| :---: | :---: | :---: |
| 0 | 2 ms | 6 ms |
| 1 | 8 ms | 24 ms |
| 2 | 16 ms | 48 ms |
| 3 | 24 ms | 72 ms |
| 4 | 38 ms | 114 ms |
| 5 | 56 ms | 168 ms |
| 6 | 68 ms | 204 ms |
| 7 | 80 ms | 240 ms |
| 8 | 100 ms | 300 ms |
| 9 | 250 ms | 750 ms |
| 10 | 500 ms | 1.5 s |
| 11 | 800 ms | 2.4 s |
| 12 | 1 s | 3 s |
| 13 | 3 s | 9 s |
| 14 | 5 s | 15 s |
| 15 | 8 s | 24 s |

The following program is designed to familiarize you with the waveforms and sound range of the SID 6581:

```
10 S1 = 54272 : REM VOICE 1
20 S2 = 54279 : REM VOICE 2
30 S3 = 54286 : REM VOICE 3
40 FL = 54293 : REM FILTER LO-BYTE
50 FH = 54295 : REM FILTER HIGH BYTE
60 RS = 54295 : REM RESONANCE AND COUNTER
70 PL = 54296 : REM VOLUME
80 POKE S1+4,0: POKE S2+4,0: POKE S3+4,0: REM
    CONTROL REGISTERS AT 0
90 POKE S1+2,0: POKE S2+2,0: POKE S3+2,0: REM
    PULSE AT 0
```

```
100 POKE S1+5,0: POKE S1+6,240: REM ATTACK/DECAY
    VOICE 1
120 POKE RS,0: POKE PL,15: REM RESONANCE/ VOLUME
    =15
130 PRINT "TRIANGLE..."
140 T = 16: GOSUB 400
150 PRINT "SAWTOOTH..."
160 T = 32 : GOSUB 300
170 PRINT "SQUARE..."
180 T = 64: GOSUB 300
190 PRINT "NOISE..."
200 T = 128: GOSUB 300
210 PRINT END"
220 END
300 POKE S1,0: POKE S1+1,0: REM FREQUENCY
310 POKE S1+4, T+1: REM TONE, WAVE DEFINATION
320 FOR I = 0 TO 255 : RFOR J = 0 TO 255 STEP 50
330 POKE S1,J:POKE S1+1,I
340 NEXT J,I
350 POKE S1+4,T; REM TONE
360 RETURN
```

Lines 10 to 80 should be included in every program using sound. After you have typed the program and started it, you will hear the frequency spectrum and the various waveforms of the SID. We want to give you an example of what happens when you change the envelope. For the sake of simplicity, take lines 10 to 80 from our example and add the following lines:


You have no doubt noticed the significance of the individual variables: $A=$ attack, $D=$ decay, $S=$ sustain, and $R=$ release. The variable $H$ is the duration of the sustain. Change the variables to get a feeling for the various sounds that different values can produce. Note that no variable, with the exception of H , may contain a value greater than 15 . If you want to use the envelope, do not load register 4 with zero after the delay loop which defines the duration of the tone; this causes the tone to die. Do it like we did in the
example: When turning the tone on, load register 4 with the waveform +1 . To turn the tone off, just load register 4 with the value for the waveform again.

The best way to learn how anything works is to try it out. We would like to present a few more examples for you to experiment with. Feel free to change the tone parameters to see what sort of effects you can get. The next example program uses all three voices of the SID. Again, add lines $10-80$ to this example.


With the notes in DATA lines, you can use such a routine to play some music. At the end of this section is a program to play a song.

The next example will demonstrate how the frequency of a tone can be changed in relationship to the envelope. Here we use voice 3 since it is the only one from which we can read the envelope.

```
100 A=9: D=9: S=9: H=30
110 POKE RS,0: POKE P,15
120 POKE S3+5,16*A+D: POKE S3+6,16*S+R
130 POKE S3+4,33
140 FOR I=0 TO H: POKE S3+1,PEEK(54300): NEXT
150 POKE S3+4,32
160 FOR I=0 TO R*4: POKE S3+1,PEEK(54300): NEXT
```

We want to give you an example of a special effect created with "white noise". We'll let the Federation Starship Enterprise roar through our living room:


To convert a note for the SID, you must insert th frequency of the note into the following formula:

## F=Freq/0.06097

Since this value consists of a high and low value, we must process the calculated value further:

$$
\mathrm{Fl}=\mathrm{F} \text { AND 15: } \mathrm{Fh}=\mathrm{INT}(\mathrm{~F} / 256)
$$

### 4.2 The Filters

The SID offers three filters which you can use individually or in combination. The harmonic content of a sound wave (which is what a tone is) is controlled by means of filters. The highpass filter dampens frequencies below a defined cutoff frequency. The tones then sound somewhat metallic. The opposite of a highpass filter is the lowpass filter. Frequencies above a defined cutoff point are damped by this filter. There is also a bandpass filter which allows only a narrow band of frequencies through. If the highpass and lowpass filters are combined, only the cutoff frequency is damped, all other frequencies are undisturbed. This is called a notch filter.

In addition to filter type and filter frequency, you can also set the filter resonance. In order to understand the significance of this parameter, you should imagine the filter as a fourth oscillator in the sound chip. Filters, like oscillators, can be set to a specific frequency.

The resonance value that determines the filter itself works like an oscillator. If the resonance is set to zero, the filter simply cuts frequencies off (as already discussed). If the resonance value is increased step by step, the filter begins to oscillate more and more at the filter frequency.

The maximum value of the filter resonance is 15 --the sound of the oscillator directed through the filter is then radically changed and influenced by the filter frequency. It is easy to see that a whole spectrum of new sounds can be obtained using the filters.

The following register table shows which SID registers influence the filters:

Register
\# Bit 7 Bit $6 \quad$ Bit 5 Contents ----

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3
freq10 freq 9 res 3 res 2 3 OFF highp
freq 8 freq 7
res 1 res 0 filtext bandp lowp vol 3

Bit 2 freq 2 freq 5 filt 3 vol 2

### 4.3 Synchronization and Ring Modulation

The filters allow use to change the signals produced by the individual oscillators. There is another way to change the oscillator signal in the SID: the synchronization and ring modulation.

While the only the signal of a single oscillator can be affected by the filter, synchonization and ring modulation give us the ability to change the signal of one or two oscillators in relation to their signals. An oscillator is a tone source, but its signal is determined by the signal of another oscillator.

For ring modulation, the digital number values of the oscillations of a given oscillator and the oscillator to be affected are multiplied together within the SID and output through the affected oscillator. When the frequencies of the two oscillators is close, a very complex waveform results containing many non-harmonic overtones, so that it often sounds metallic or bell-like.

Here is the program we promised that will play a song:

```
0 REM *** SONG ***
4 FOR I= 54272 TO 54296: POKE I, O:NEXT
10 FIRST=54272
11 VL =FIRST+24
12 AN =FIRST+5
13 OUT =FIRST+6
14 H1 =FIRST
15 H2 =FIRST+1
16 VC1 =FIRST+4
20 POKE VL, 15
21 POKEAN, 23
22 POKE OUT,123
30 READ NTE,DUR
40 IF NTE=0 THEN END
50 F2=NTE /256:F1=NTE AND 255
60 POKE H2,F2:POKE H1,F1
70 POKE VC1,33:FOR I = 0 TO DUR*100:NEXT
80 POKE VC1,32:FOR I = 0 TO DUR*100:NEXT
90 GOTO 30
100 REM *** NOTES ***
130 DATA 6430,1,6430,1,6430,3,7217,2,5407,2
140 DATA 6430,1,6430,2,8583,3,9634,2,9634,1,
    10814, 2
150 DATA \(10814,3,9634,2,9634,2,8583,1,8583,5\),
    10814,1
160 DATA \(11457,3,10820,2,10814,2,9636,4,10814,1\),
    9634,1
170 DATA \(9634,1,8583,11,10814,1,9634,2,8534,5\),
    10814,1
180 DATA \(12860,2,14435,5,12860,1,12860,2,10814,3\)
    9634,2
190 DATA \(9634,1,9634,2,10814,9,10814,2,11457,3\)
    10820, 2
200 DATA 10814,2,9634,4,10814,1,9634,1,9634,1,
    8585,15
210 DATA 0,0
```

This concludes out chapter on the SID. We hope that you have found enough information and suggestions to start working with this chip. This applies particularly to those of you who can and want to program in machine language. Have fun!

## Chapter 5: The 8563 VDC Chip

### 5.1 General Information

As mentioned in Chapter 2, you can connect two monitors to your Commodore 128. The 40 -column monitor is contrilled by the VIC chip. The 80 column RGB monitor, is driven by the 8563 VDC. The 80 -column screen is well suited for professional applications that are impossible or more difficult with a 40 -column screen. RGB stands for Red Green Blue, which means that the colors red, green, and blue can be displayed on the screen in various combinations. The color white, for example, is achieved with an equal mix of all three colors; the color yellow can be made with a combination of red and green. But don't worry--you don't have to figure out which colors you have to mix to obtain the one you want. We will come back to the color codes for the 15 possible colors.

An important bonus of the VDC chip is that it doesn't use up any of the main memory for storing its screen contents. It has 16 K of its own memory which it uses for video RAM and attribute RAM. Even the character generator is copied into this 16 K .

On the international models of the C-128, pressing the <ASCII/DIN> key copies a foreign language character set into memory. You will notice that it takes a little while before the cursor is ready again. This is because all 4096 bytes of the charater generator are copied from ROM into the video controller RAM. Stop and think for a minute: Why 4096 bytes? There are two character sets. 2048 bytes are all that are required to define 256 characters! You are right of course, but both character sets selected with the Commodore key on the 40 -column screen are stored in the VDC memory. These two character sets can be displayed simultaneously on the 80-column screen. A bit in the attribute RAM determintes which character set is to be used. Since the character set is in the VDC RAM, it is easy to change the appearance of individual characters by simply changing the contents of the RAM.

But all of these advantages that this separate video RAM offers us has another side to it. Addressing this RAM is quite complicated--it has to be done indirectly via two registers on the VDC chip. We will talk about this more later.

Those who think it would be boring to take a closer look at this chip are deceiving themselves. This chip offers an enormous number of possibilities; to describe them all would far exceed the scope of this book. Hackers are advised to take a closer look at this chip, since it seems that you always find something new that can be done with it. We will limit ourselves to the most important, most interesting possibilities. The expectations that one has for an 80-column controller are far exceeded: this video controller can display hi-resolution graphics with a resolution of $640 \times 200$ points!

### 5.2 The Pinout:

| 1 | CCLK; Character Clock |
| :--- | :--- |
| 2 | -DCLK; Dot Clock |
| 3 | HSYNC; Horizontal Synchronization |
| 4 | CS; System time |
| $5-6$ | Not connected |
| 7 | -CS; Chip Select |
| 8 | -RS; Resister Select (Address Line A0) |
| 9 | -R/W; Read-Write Selection |
| $10-11$ | D7-D6; Data Lines D7-D6 |
| 12 | GND; |
| $13-18$ | D5-D0: Data Line D5-D0 |
| 19 | DISPEN; Display Enable (not wired) |
| 20 | VSYNC; Vertical Synchronization |
| 21 | DR/-W; Display-RAM READ/WRITE |
| 22 | -RES; Reset Line (output) - meaning unknown |
| 23 | -RES; Reset Line (input) |
| 24 | TST; meaning unkown |
| 25 | LPEN; Light Pen |
| $26-33$ | DA0-DA\&; address Display-RAM |
| $34-42$ | DD0-DD\&; Data Lines Display-RAM |
| 37 | VCC; operating voltage +5V |
| 43 | I; Intensity |
| 44 | B; Blue |
| 45 | G; Green |
| 46 | R; Red |
| 47 | -RAS; Low-Address Select |
| 48 | -CAS; Column Address Select |

### 5.3 The VDC Registers

The 8563 VDC chip has a total of 37 registers available, which have the following meanings: (The values in parentheses indicate the default values that are loaded into the registers after a warm start.)

REG 0 HORIZONTAL TOTAL; (126) This register specifies the total number of characters per line, including the beam return. This register should be loaded with an 8 -bit value corresponding to the technical data of the monitor.

REG 1 HORIZONTAL DISPLAYED; (80) In this register the number of actual characters per line is programmed. All 8-bit values smaller than REG 0 are possible. The standard value is 80 .

REG 2 HORIZONTAL SYNC POSITION; (102) In this the left border is sychronized. All 8-bit values smaller than REG 0 are possible. If the register value is reduced, the left border moves right; if the contents are increased, the left border moves left.

REG 3 SYNC WIDTH; (73) Bits 0-3 determine the horizontal sync pulse width in characters. The value zero cannot be programmed. Bits 4-7 determine the vertical sync pulse width multiples of a raster period. If zero is programmed, it means 16.

REG 4 VERTICAL TOTAL; (39) This register contains the number of total lines including the vertical beam return. This register should be programmed according to the technical data of the monitor used.

REG 5 VERTICAL TOTAL ADJUST; (224) Bits 0-4 serve as a fine adjustment for REG 4. Bits 5-7 are always set. The default value 224 means that bits $0-4$ are cleared.

REG 6 VERTICAL DISPLAYED; (25) Contains the number of representable characters. Any value smaller than REG 4 is possible.

REG 7

REG $8 \quad \begin{aligned} & \text { INTERLACE MODE; (252) Bits } 001 \text { determine the interlace } \\ & \text { mode. Normally these bits are cleared. } 00 \text { and } 10= \\ & \text { non-interlace mode, 01=interlace-sync mode } \\ & \text { appears to flicker), } 11=\text { interlace-sync and video mode. Try }\end{aligned}$
INTERLACE MODE; ( 252 ) Bits $0-1$ determine the interlace
mode. Normally these bits are cleared. 00 and $10=$
non-interlace mode, $01=$ interlace-sync mode (the screen
appears to flicker), $11=$ interlace-sync and video mode. Try
INTERLACE MODE; ( 252 ) Bits 0-1 determine the interlace
mode. Normally these bits are cleared. 00 and $10=$
non-interlace mode, $01=$ interlace-sync mode (the screen
appears to flicker), $11=$ interlace-sync and video mode. Try
INTERLACE MODE; ( 252 ) Bits $0-1$ determine the interlace
mode. Normally these bits are cleared. 00 and $10=$
non-interlace mode, $01=$ interlace-sync mode (the screen
appears to flicker), $11=$ interlace-sync and video mode. Try this once!

REG 9 CHARACTER TOTAL VERTICAL; (231) Bits 0-4 determine the number of raster lines per character (vertical) minus one. Bits 5-7 are always set. The default value 231 stands for 7 , or $7+1=8$ raster lines per character.

REG 10 CURSOR MODE/START RASTER; (160) Bits 5-6 set the
CURSOR MODE/START RASTER; (160) Bits $5-6$ set the
cursor mode: $00=$ non-blinking, $01=$ cursor not displayed, $10=$ blink fast, $11=$ normal blink.

REG 11 CURSOR END SCAN LINE; (231) Only bits 0-4 are relevant; the others are always set. This register contains the line at which the cursor will stop. For a block cursor for example, the cursor starts at line 0 and stops at line 7 . For an underline cursor: start and end at 7 .

REG 12 DISPLAY START ADDRESS HI; (0) The high byte of the start of the video RAM is stored in this register. Normally the video RAM lies at address $\$ 0000$ in the special VDC memory.

REG 13

REG 14 CURSOR POSITION HI; The high byte of the cursor is defined in this register. The cursor address must be specified because the VDC will let it blink on its own.

REG 15
VERTICAL SYNC POSITION; (32) This register defines the upper border of the screen. If the contents of this register are increased, the screen moves up. Correspondingly, the screen moves down when the value is decreased.

DISPLAY START ADDRESS LO; (0) The low-bye of the video RAM corresponding to REG 12 is defined here.

CURSOR POSITION LO; The low byte of the cursor address corresponding to REG 14 is defined here.

REG 16 LIGHT PEN VERTICAL; This and the following register can only be read. The two high-order bytes in register 16 are always zero. This register returns the vertical address of the light pen. The value must be corrected by the software because the raster beam will have moved by the time the raster line is determined.

REG 17 LIGHT PEN HORIZONTAL; Corresponding to register 16, this register contains the horizontal address of the light pen.

REG 18 UPDATE ADDRESS HI; The high byte of the address to be manipulated is given in this register. It doesn't make any difference if the address is in video RAM, attribute RAM, or somewhere else.

REG 19 UPDATE ADDRESS LO; The low byte of the address to be manipulated is given here in connection with register 18.

REG 20 ATTRIBUTE ADDRESS HI; (4) The high-order byte of the start address of the attribute memory is placed in this register. The attribute RAM defines the color and status of each character on the screen.

REG 21 ATTRIBUTE ADDRESS LO; (0) In connection with register 20, this register sets the low-order byte of the start address. In the normal mode the attribute RAM starts at address $\$ 0400$.

REG 22 CHARACTER TOTAL \& DISPLAYED; (120) Bits 4-7 determine the total number of displayed horizontal lines (7). Bits $0-3$ set the displayed number of lines (8). This defines the width of a character.

REG 23 CHARACTER DSP(V); (232) Number of vertical lines displayed (8); this defines the height of a character.

REG 24 VERTICAL SMOOTH SCROLL; (32)
Bit 7: COPY bit; when this bit is set, the range at the block-start address is copied to the update address when the word count register is written. If this bit is cleared, the update address is filled with the data register (REG 31)
Bit 6: RVS bit; If this bit is set, the entire screen display is reversed. A set point is cleared and a cleared point is set.

Bit 5: CBRATE; meaning is not yet known.
Bits 0-4: Here the vertical edge of the screen can be moved (smooth scrolling).

REG 25 HORIZONTAL SMOOTH SCROLLING; (64)
Bit 7: TEXT; if this bit is cleared, the text mode is enabled. The information for the characters is taken from the CHARROM. If this bit is set, single-point graphics are enabled.
Bit 6: ATR; This bit indicates whether the color information for a character should come from the attribute RAM (set bit) or if all points should appear in monochrome (color is in REG 26).
Bit 5: SEMI; semi-graphic operating mode;
1: the existing horizontal space between two characters is filled with the color of the character last displayed.
0 : like (1), but the space is filled with the background color.
Bit 4: DBL; If this bit is set, the characters appear in double width.
0 : Pixel size=1 dot clock
1: Pixel size=2 dot clocks
bits 0-3: Here the horizontal edge can be moved in raster lines (smooth scrolling).

REG 26 FORGND/BACKGND; (240)
Bits 0-3 determines the background color.
Bits 4-7 determine the foreground color for graphic or monchrome mode.

REG 27 ADDRESS INCREMENT ROW; (0)
This register defines the number of bytes are to be added to the video RAM for each column. Normally this is zero. If you redefine the character width, for instance, (and thereby the the number of characters/line), this value must be reprogrammed.

REG 28 CHARACTER BASE ADDRESS; (47)
Bits 5-7 determine the base of the character generator, address bits 13 to 15 ; the character generator can only be moved in 8 K steps.
Bit 4: RAM; This bit defines the RAM type:
1: 4164; 0:4416

REG 29 UNDERLINE SCAN LINE; (231)
Bits $0-4$ indicate the line in which to underline. The default value is 8 . This register can be used to change underlining to overlining.

REG 30 WORD COUNT;
In this register you write the number of characters which are to be written to the update address, or if the COPY bit is set, the number of bytes to be copied.

REG 31 DATA;
This register contains the data to be written to a memory location. If a memory location is read, the contents will appear in this register.

REG 32 BLOCK START ADDRESS HI;
This register (and the following) defines the start address of the block to be copied.

REG 33 BLOCK START ADDRESS LO;
Corresponding to register 32, this register defines the low-order byte.

REG 34 DISPLAY ENABLE BEGIN; (125)
Number of characters from the start of the displayed line to the postive edge on the display enable pin.

REG 35 DISPLAY ENABLE END; (64)
Like REG 34, but until the negative edge.
REG 36 DRAM REFRESH RATE; (245)
Bits $0-3$ specify the rate at which the VDC memory must be refreshed (refresh cycles per screen line).

### 5.4 General Information About the VDC Registers

To look at each register individually is not very informative. At best, you can recognize what the individual registers do when you simply write values to them and see what happens. Not all of the registers are useful to the programmer, as is the case with the VIC or SID chip. The VDC contains a number of registers that are present simply for screen display and synchronization. You should never change these registers.

The base address of the 80 -column video controller is \$D600. A little tip: At least in our prototype, the VDC could also be manipulated in the 64 mode; this means that 80 -column mode is possible in the 64 mode as well! In addition to the ability to program in the 2 MHz mode, this presents another small gap in the compatibility of the 64 mode.

You cannot address the various registers of the VDC as simply as with the VIC or SID. Using the VIC or SID, you simply add the register number to the base address. In the VDC, register manipulation is relative, meaning that you have to tell the controller which register you want to read or write and then perform this operation. This is certainly a complicated method, but you get used to it quickly. If, for example, you want to change a byte in the video RAM, you must address this memory location relatively via the registers, since they are not directly addressable.

Now we'll describe the technique. The VDC can be accessed at address \$D600 and \$D601.

If you want to read a register, for instance, you must write the register address in \$D600. The VDC then returns the current contents of the register in address \$D601.

If you want to write to a register, write the register number in address \$D600 and the new register value in address \$D601.

Address \$D600

| (Write) | ---- | --- | R5 | R4 | R3 | R2 | R1 | R0 |
| :--- | :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| (Read) | Status | LP VBLANK | $\cdots--$ | --- | --- | $\cdots$ | --- |  |
| Address \$D601 <br> (Read/write) |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| D0 |  |  |  |  |  |  |  |  |

If you write to address \$D600, the register is selected. Bits 0 to 5 are used for this. You can also read from \$D600; this will return a status report of the VDC. Bit 7, the status bit, indicates if the VDC is finished with its last action or not. If this bit is set, the video controller is not yet done, and you must wait until it gives the green light or data will disappear. It is necessary to test this bit only in machine language since BASIC is far too slow for this to be a problem. If, for example, we want to write to the DATA regiser in the VDC in machine language, it would look like this:

|  | LDA \#\$1F | ; DATA REGISTER |
| :--- | :--- | :--- |
| WAIT | STA \$D600 | ;SELECT |
|  | BIT \$D600 | ;TEST STATUS BIT |
|  | BMI WAIT | ;NOT SET, THEN NOT DONE |
|  | LDA \#\$21 | ;ASCII CODE FOR "!" |
|  | STA \$D601 | ;AND WRITE |
| RTS | iRETURN |  |

In this routine, we have placed the value $\$ 1 \mathrm{~F}$ into the VDC select register. We loop at WAIT until the VDC tells us that it has accepted our value. Then we can write into the register at \$D601. Another delay routine should be included after writing to address \$D601, though this depends on the program.

Bit 6 of address \$D600 is reserved for the light pen and does not interest us at the moment. Bit 5 tells us if the cathode beam is on its return course (bit is set) or not. This can be used for synchronizing various activities to the beam. The rest of the bits are not used.

To summarize, writing to address \$D600 selects the VDC register. Writing to address \$D601transfers the data.

You can use the following machine language code to read the value of the DATA register:

> WAIT

| LDA \#\$1F | ;DATA REGISTER |
| :--- | :--- |
| STA \$D600 | ;ADDRESS REGISTER |
| BIT \$D600 | iSTATUS BIT STILL SET? |
| BPL WAIT | iNOT DONE |
| LDA \$D601 | ;GET CURRENT CONTENTS |

We can also manipulate the VDC from BASIC. But because of BASIC's slowness, there may be some problems, so you shouldn't be annoyed if things don't work right away.

Read and writing the DATA register in BASIC would look like this:

```
10 A=DEC("D600"): D=A+1: REM BASE ADDRESS VDC
20 POKE A,31: PRINT PEEK(D): REM GET REG CONTENTS
30 POKE A,31: POKE D,33: WRITE TO REGISTER
```

But now you may want to know how to work with screen addresses. We know that the video RAM starts at address $\$ 0000$ and consists of 2000 characters. To manipulate an address in RAM, you must first define whether you want to read or write in the update register.

Let's show you with a short BASIC program:
10 A=DEC("D600"): D=A+1
20 POKE A,18: POKE D,0: REM UPDATE ADDRESS HI BYTE
30 POKE A,19: POKE D,0: REM UPDATE ADDRESS LO BYTE
40 POKE A,31: POKE D,1: REM A 1 FOR "A"
50 POKE A,30: POKE D,1: REM SET CHAR COUNTER
It demonstrates several key points. The order in which you POKE is important. First the update address is selected. Next the character to be displayed is sent. Finally the number of times the character is to be displayed is sent. If you haven't sent the update address, you won't get your desired results.

Unfortunately this routine probably won't work! Not in the FAST mode nor the SLOW mode. You can see this more clearly by adding the following lines to the program:

5 PRINT CHR\$ (19);" ": REM TWO SPACES 60 GETKEY A\$: RUN

Each time you press a key, the first two positions on the screen are erased. After this, the video controller is "requested" to display an "A" in the first screen position. So we can check to see if an " A " is really displayed at the correct position.

When we start the program, we see that the result does not correspond to our expectations. The A moves from left to right. It is not always placed at the right location. Sometimes an "@" even appears on the screen instead of the $A$.

Unfortunately we can't achieve any better results here. In BASIC, it appears to be impossible. We have tried various methods, all without success. BASIC is simply too slow. What we can't accomplish in BASIC, we should at least be able to do in machine language. So let's look at a short machine language program which does the same thing as our BASIC program.

Below is the assembly language listing of this routine, which is designed to display an " A " on the screen. Press the reset button on your computer to make sure all the VDC registers are reset before entering this program.

| 00D00 | 8E | 00 | D6 | STX | \$D600 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00D03 | 2 C | 00 | D6 | BIT | \$D600 |
| 00D06 | 10 | FB |  | BPL | \$0D03 |
| 00D08 | 8D | 01 | D6 | STA | \$D601 |
| 00D0B | 60 |  |  | RTS |  |
| OODOC | A2 | 12 |  | LDX | \#\$12 |
| OODOE | A9 | 00 |  | LDA | \#\$00 |
| 00D10 | 20 | 00 | 24 | JSR | \$0D00 |
| 00D13 | E8 |  |  | INX |  |
| 00D14 | 20 | 00 | 24 | JSR | \$0D00 |
| 00D17 | A2 | 1F |  | LDX | \#\$1F |
| 00D19 | A9 | 01 |  | LDA | \#\$01 |
| 00D1B | 20 | 00 | 24 | JSR | \$0D00 |
| 00D1E | CA |  |  | DEX |  |
| 00D1F | 4 C | 00 | 24 | JMP | \$0D00 |

This little machine language routine can be entered with the built-in monitor and tested with the following BASIC program:

10 PRINT CHR\$(147);
20 SYS DEC("ODOC"): GETKEY\$: RUN
Start the program with RUN. The result will probably surprise you. The position is right, but now we have two "A's" instead of one. The VDC displays word count +1 many characters, though it does this very carefully and at the correct address. If we had wanted to display two "A's", we would be all set, but we wanted just one. Loading the word count register with zero causes 256 characters to be printed.

The solution is quite simple: If you want to display just one character, do not write to the word count register after selecting the update address and
the DATA register. Just load the update address with a new value or read from this register--then it works.

To try this out we need to change our machine language program at address $\$ 00 \mathrm{D} 1 \mathrm{E}$ :

$$
\begin{array}{lllll}
\text { OOD1E A2 } & 12 & \text { LDX } \# \$ 12 \\
\text { OOD20 4C } & 00 & 24 & \text { JMP } & \$ 0 D 00
\end{array}
$$

You see that it doesn't matter what value you write to the update register. The sample program is located in the output buffer for the RS-232 (\$0D00-\$0DFF). Now we'll change the machine language routine so we can write any character to any position, even in BASIC.

```
10 REM ===========================================
20 REM BASIC LOADER FOR 80-COLUMN POKE ROUTINE
30 REM ============================================
40 :
50 FOR I=0 TO 36
60 : READ X
70 : POKE DEC("DOO")+I,X
80 : S=S+X
90 NEXT
100 IF S<>2850 THEN PRINT "*** ERROR IN DATA ***":
        END
110 :
120 DATA 142,0,214,44,0,214,16,251,141,1,214,96,
        162,18,169,0
130 DATA 32,0,13,232,169,0,32,0,13,162,31,169,1,
        32,0,13
140 DATA 162,18,76,0,13
150 :
160 REM *** TRY IT OUT ***
170 :
180 PRINT CHR$(147);
190 SYS DEC("DOC"): GETKEY A$: GOTO 180
```

Now we have the program we wanted, even if it can't be done in "pure" BASIC. Maybe there is some algorithm which works in BASIC and permits manipulations to be made on the 80 -column screen.

As already mentioned, this routine can display any character at any location on the screen. To make it do this, you have to write the high byte of
the address to address \$0D0F, the low byte to address \$0D15, and the character to address \$0D1C. Try it once with the following sample program:


But we don't want to display just one character. Sometimes it would be practical if we could display 80 characters at once (with the help of the word count register), for example, to erase a line or something similar. But the VDC might display one character too many. Imagine a word processing program that had this problem: it would be quite aggravating.

This error must have been compensated for in the operating system, though. The solution is (what, again?) rather simple and works very well.

You know the starting address of the area to be filled with characters. Let's say that you want to display n characters. So you can calculate the address in video RAM where they will be written. Simply let the video controller fill $n-1$ characters.

Next we can read the update address (which the VDC automatically increments) to determine if it has displayed the correct number of characters. If so then we are done. Otherwise we must display one more character. This method is always faster than writing each character by itself. You can use an operating system routine that outputs a character based on the update address and DATA register as many times as the value in the accumulator specifies. This routine is found at the address \$C53E. Place the calculated address in \$0A3C/\$0A3D. We'll add the routine to the one already existing:

| OOD25 | A2 | 12 |  | LDX | \#\$12 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00D27 | A9 | 00 |  | LDA | \#\$00 |
| 00D29 | 20 | 00 | OD | JSR | \$0D00 |
| 00D2C | 8D | 3D | OA | STA | \$0A3D |
| 00D2F | E8 |  |  | INX |  |
| 00D30 | A9 | 00 |  | LDA | \#\$00 |
| 00D32 | 20 | 00 | OD | JSR | \$0D00 |
| 00D35 | 8D | 3 C | 0A | STA | \$0A3C |
| 00D38 | A9 | 00 |  | LDA | \#\$00 |
| 00D3A | A2 | 1 F |  | LDX | \#\$1F |
| 00D3C | 20 | 00 | OD | JSR | \$0D00 |
| 00D3F | A9 | 00 |  | LDA | \#\$00 |
| 00D41 | 18 |  |  | CLC |  |
| 00D42 | 48 |  |  | PHA |  |
| 00D43 | 6D | 3 C | 0A | ADC | \$0A3C |
| 00D4 6 | 8D | 3 C | 0A | STA | \$0A3C |
| 00D49 | 90 | 03 |  | BCC | \$0D4E |
| 00D4B | EE | 3D | 0A | INC | \$0A3D |
| 00D4E | 68 |  |  | PLA |  |
| OOD4F | 4 C | 3E | C5 | JMP | \$C53E |

You can add the following DATA lines to the BASIC loader:

$$
\begin{aligned}
& 150 \text { DATA } 162,18,169,0,32,0,13,141,61,10,232,169,0, \\
& \text { 32,0,13 } \\
& 160 \text { DATA } 141,60,10,169,0,162,31,32,0,13,169,0,24, \\
& \text { 72,109,60 } \\
& 170 \text { DATA } 10,144,3,238,61,10,104,76,62,197
\end{aligned}
$$

Lines 50 and 100 must also be changed:

```
    50 FOR I=0.TO 81
100 IF S<>5859 THEN PRINT "*** ERROR IN DATA ***":
        END
```

Store the high byte of the starting address at address \$0D28, the low byte at address $\$ 0 \mathrm{D} 31$. You must POKE the fill character into address \$0D39 and the number at address \$0D40. Example:

POKE DEC("OD28"),0 : POKE DEC("OD31"),0: REM ADDR POKE DEC("OD39"),33: REM FILL CHARACTER POKE DEC("OD40"),79: REM FILL QUANTITY-1 SYS DEC("OD25") : REM CALL THE ROUTINE

Once you enter these lines, the first line will be filled with exclamation points.

As already mentioned, you can change the attribute RAM in the same way as we changed the screen contents. For example, if you want to display the first line in flashing white, you must fill the attribute RAM with $\$ 1 \mathrm{~F}=31$. To do this we enter the following lines:

```
POKE DEC("OD28"),8 : POKE DEC("OD31"),0:
    REM ATTRIBUTE RAM
POKE DEC("OD39"),31: REM FILL CHARACTER
POKE DEC("OD40"),80: REM FILL QUANTITY
SYS DEC("OD25") : REM CALL THE ROUTINE
```


### 5.4.1 The character set

The character set in the VDC can be easily changed. Sixteen bytes of RAM must be defined per character. Eight bytes are copied from the CHARROM, and eight additional zero-bytes are appended for reasons internal to the VDC. The character set starts at address $\$ 2000$ for the VDC. To read a character out or to change it, you can find it with this address:

$$
2 * 4096+\text { code>*16 }
$$

The VDC, unlike the VIC, can display the two character sets, obtained with <SHIFT><Commodore> in 40 column mode, on the screen at the same time since these are both found in the VDC RAM. The reverse characters are also defined, though these aren't really necessary since a bit in the attribute RAM controls whether a character is displayed normal or in reverse. Both of these features can be utilized if you want define additional characters.

The memory layout of the VDC RAM looks like this:

$$
\begin{aligned}
& \text { \$0000-\$07CF:Video RAM } \\
& \text { \$0800-\$0FCF:Attribute RAM } \\
& \$ 2000-\$ 3 F F F: \text { CHARRAM(character generator) }
\end{aligned}
$$

### 5.4.2 The character attribute

The attribute of a character is composed of several criteria: The first is the RGB signal, whether red, green, or blue are active (all bits here are set for white, for instance), then the intensity signal (which determines the two levels of brightness of the character ). Then there is a bit which determines if a character should flash on and off, a bit to underline a character, a bit for reverse, and a bit for the alternate character set. You can see that the reverse characters really need not be defined at all, since a corresponding bit is provided in the attribute RAM. But to make things simpler, the reverse character set was simply copied along with the rest of the characters.

But now we come back to the actual attribute RAM: The eight bits of an attribute byte are arranged as follows:

| ALT | RVS | UL | FLASH | R | G | B | I |
| :--- | :--- | :--- | :---: | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

ALT stands for ALTernate. If the second character set is selected (the one obtained with <SHIFT><Commodore> on the keyboard), the ALT bit in the attribute RAM is set.

RVS stands for ReVerSe and means that the character will be displayed in reverse. Unfortunately, no direct use is made of this bit. Professional software programmers can make better use of the reverse characters.

UL stands for UnderLine. If this bit is set, the corresponding character is underlined in the raster line defined in register 29 ; normally this is line 7.

FLASH is self-explanatory. If this bit is set, the character defined by the given attribute byte will flash on and off. Color and any underlining is retained.

R stands for Red, G for Green, and B for Blue. The color signal consists of the set and cleared bits. There is also an intensity signal I that is used to set the brightness; a set bit means bright.

Here is a table of the 15 possible color and intensity combinations:

| R | G | B | I | Color |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | Black |
| 0 | 0 | 0 | 1 | Dark grey |
| 0 | 0 | 1 | 0 | Blue |
| 0 | 0 | 1 | 1 | Light blue |
| 0 | 1 | 0 | 0 | Green |
| 0 | 1 | 0 | 1 | Light green |
| 0 | 1 | 1 | 0 | Cyan |
| 0 | 1 | 1 | 1 | Light Cyan |
| 1 | 0 | 0 | 0 | Red |
| 1 | 0 | 0 | 0 | Light red |
| 1 | 0 | 1 | 0 | Purple |
| 1 | 0 | 1 | 1 | Light Purple |
| 1 | 1 | 0 | 0 | Brown |
| 1 | 1 | 0 | 1 | Yellow |
| 1 | 1 | 1 | 0 | Light grey |
| 1 | 1 | 1 | 1 | White |

### 5.5 Using the VDC Registers

As already mentioned, the 37 VDC registers account for a very flexible 80 -column controller. We want to take a closer look at and demonstrate their use with some examples. One of the more useful is the ability to display 30 lines on the screen instead of 25 a second is the ability to use the high-resolution graphics with a resolution of $640 \times 200$ points. We will concentrate on these two examples.

But first we present a program which is very useful for exploring the world of the VDC registers. When testing, you may often find that your screen displays nothing but garbage. This means you have confused the controller so much that it can no longer display a meaningful picture. The best thing to do is to press the $<$ RUN/STOP $><$ RESTORE $>$ keys.

On international models of the C-128 that include a foreign character set, the character generator may be overwritten. The best thing to do then is to press the <ASCII/DIN> key to copy the character generator back to the normal mode.

This program shows you the current register contents on the screen and then lets you write to any of the registers. After you have entered the values, you can observe the results directly on the screen (if in fact there are results). The current register contents are then displayed again.

```
    10 REM *** TESTING THE VDC REGISTERS ***
    20 :
    30 A=DEC("D600"): D=A+1
    40 PRINT CHR$(147)"CURRENT REGISTER CONTENTS -"
    50 FOR I=0 TO 37
    60 POKE A,I: C=PEEK (D)
    70 PRINT "#";I;RIGHT$(HEX$ (C),2),
    80 NEXT I
    90 PRINT: PRINT
100 INPUT "REGISTER, VALUE --- ";RE,VA
110 POKE A,RE: POKE D,VA: GOTO 40
```


### 5.5.1 Smooth scrolling

As with the VIC chip, you can move the screen vertically or horizontally in raster line increments on the VDC. VDC register 24 (bits $0-4$ ) and 25 (bits $0-3$ ) are used for this purpose. Contrary to the way smooth scrolling is done on the VIC, you don't lose any columns or lines on the VDC. The VDC is not well-suited for games--it has very good resolution, but its complicated addressing is far too slow--but you can use smooth scrolling to create many useful effects. Here is a short demonstration program which shows the operation of smooth scrolling on the 80 -column screen.

```
    10 REM *** DEMO PROGRAM FOR SMOOTH SCROLLING ***
    20 A=DEC("D600"): D=DEC("D601")
    30 VE=24: HO=25
    40 PRINT CHR$(147)CHR$(27);"M"; : REM SCREEN CLR
    AND SCROLL OFF
    50 A$="Hello C-128 fans!"
    60 FOR I=0 TO 24
    70 PRINT A$
    80 NEXT
    90 :
100 FOR IO=0 TO 6
110 POKE A,VE: V=PEEK(D) AND 240 OR IO
```

120 POKE A,VE: POKE D,V
130 FOR I1=1 TO 20: NEXT
140 POKE A,HO: H=PEEK (D) AND 240 OR IO
150 POKE A,HO: POKE D,H
160 FOR I1=1 TO 20: NEXT
170 NEXT
180 GOTO 100
If this goes too fast for you or not fast enough, change the delay loops in lines 130 and 160 correspondingly.

If bit 3 is cleared, 25 lines are displayed and the following (or preceding) RAM is scrolled on the screen. If you set bit 3, only 22 lines are displayed and you can scroll the last three lines of the screen by means of smooth scrolling.

### 5.5.2 Block copying

If the controller is so hard to access, why is screen scrolling so fast? The solution is simple: The VDC is intelligent enough to move entire blocks in its memory. If this had to be done via the relative addressing, it would take a considerably longer time.

If you want the VDC to move an area of memory, you must tell it this via the COPY bit (bit 7 in REG 24). If this bit is set, the VDC copies instead of filling. The starting address of the block to be copied is defined in registers 32 and 33 ; the destination address of the copying procedure must be defined in the update register (REG 18 and 19); the copy process begins when you write to the word count register. This also specifies the number of characters to be copied.

NOTE: The word count register specifies the exact number of characters to be copied. For example, if you want to copy the first text line on the screen to the line below and preserve the attributes, you must first copy the text line and then the attributes. We will do an upward-scroll in our example program--in BASIC it goes quite slowly, but in machine language it is fast enough.

```
    10 REM *** DEMO PROGRAM FOR BLOCK COPYING ***
    20 A=DEC("D600"): D=DEC("D601")
    30 POKE A, 24: C=PEEK(D):REM *** CONTENTS OF REG 24
    40 POKE A,24: POKE D,C OR 128:REM *** SET COPY BIT
    50 FOR Z=24 TO O STEP -1
    60 AQ=Z*80: AZ=AQ+80: REM *** SOURCE AND DEST
    70 POKE A,18: POKE D,AZ/256: POKE A,19: POKE D,
        AZ AND 255
        POKE A,32: POKE D,AQ/256: POKE A,33: POKE D,
        AQ AND 255
    90 POKE A, 30: POKE D,79: REM *** COPY TEXT
100 AQ=2048+AQ: AZ=2048+AZ:REM *** ATTRIBUTE ADDR
110 POKE A,18: POKE D,AZ/256: POKE A,19: POKE D,
        AZ AND 255
120 POKE A, 32: POKE D,AQ/256: POKE A,33: POKE D,
        AQ AND 255
130 POKE A, 30: POKE D,79: REM *** COPY ATTRIBUTE
140 NEXT
150 PRINT CHR$(19);CHR$(27)"D"; :REM CLEAR 1ST LINE
160 POKE A,24: POKE D,C: REM *** CLEAR COPY BIT
```

This routine does nothing more than the ESC sequence CHR\$(27);"W", but it shows the operation of block copying.

### 5.5.3 Foreground and background color

You can define the background color of the 80 -column screen in register 26 (bits 0-3). The foreground color has effect in the graphic mode and--provided the ATR bit in register 25 is not set-also in the text mode.

The definition of the register:
POKE DEC("D600"),26
POKE DEC("D601"),<foreground>*16 + <background>

### 5.5.4 The cursor mode

You can also determine the appearance of the cursor yourself. You can turn it off completely, make it blink fast or slow, and define it as a block or underline cursor. You can make these definitions using ESC sequences, but there are situations where this is not possible--such as in machine language. The cursor mode is set in register 10. Further, register 10 indicates in which raster line the block cursor is to begin. With the starting and ending line of the block cursor you can turn the cursor into a broad stripe in the middle, etc. (The underline cursor is defined in the same manner). Here are the four possible bit combinations of the cursor mode:

00 - non-blinking cursor
01 - cursor off
10 - slow cursor (cursor flashes at 1/16 SRF)
11 - fast cursor (cursor flashes at $1 / 32$ SRF)
SRF = Screen Refresh Frequency
As already mentioned, the VDC takes over all functions of displaying the character under the cursor and does not burden the CPU with it.

For a block cursor, the start line is line 0 ; the end line, defined in register 11, is line 7 . In order to define a underline cursor, one need only change the start line to 7.

To demonstrate the effects, simply try out the following:
10 REM $\star \star \star$ DEMO FOR CURSOR $* * *$
20 A=DEC("D600") : D=DEC("D601")
30 FOR X $=1$ to 7: REM LINE 1 TO 7
40 :POKE A, 10: POKE D,X: REM *** NON-BLINKING-START
50 POKE A, 11: POKE D,7: REM END LINE=7
60 FOR I $=1$ TO 100 : NEXT I
70 NEXT X
The cursor address is defined in registers 14 and 15; the cursor is then displayed at this location where it blinks if so instructed and negates the character found underneath it. These two registers have no other function.

### 5.5.5 The character length and width

The matrix of the characters found in VDC RAM is $8 \times 8$ points; this means that the characters displayed on the screen are 8 points wide and 8 lines tall. This can be changed. The height and width of the characters can be set in registers 22 and 23. The following BASIC program demonstrates this:

```
10 REM *** DEMO PROGRAM FOR CHARACTER MATRIX ***
20 :
30 A=DEC("D600"): D=A+1
40 FOR IO=0 TO 8: POKE A,22: POKE D,112+IO
50 FOR I1=0 TO 8: POKE A,23: POKE D,I1
60 FOR I2=1 TO 30: NEXT I2,I1
70 FOR I2=1 TO 30: NEXT I2
80 NEXT IO
90 GOTO 40
```

You must always add 112 to register 22 because the upper nibble must always be $\$ 7$.

### 5.5.6 More than 25 lines on the screen

Yes, you read it right! It is possible to display 25 lines with a total of 2000 characters on the screen, but you can even display 28 lines with 2240 characters and more. This is no trick of the imagination; every programmer who wants to write a word processor or database for the C-128, for example, will be pleased at this capability.

The technique we will present can manage 25 lines in BASIC. This means that the other 3 lines remain when scrolling and clearing the screen and are therefore well-suited for status lines. These three lines (including attribute) can be changed with an appropriate machine language program. But first to the theory:

In register 6 of the video controller, you can specify how many lines are to appear on the screen. The default value here is 25 . Let's change this value to 10 :

$$
10 \text { A=DEC("D600"): D=A+1 }
$$

20 POKE A, $6: ~ P O K E ~ D, 10$
You see that the controller now displays only 10 lines on the screen and the remaining lines are simply "swallowed up." Just as we can make the screen smaller, we also have the ability to increase the number of lines. We do this by simply correcting line 20 :

$$
20 \text { POKE A,6: POKE D,28 }
$$

And now we have 28 lines on the screen. You also see some lines that will usually flash in various colors. We can now (provided the monitor is good enough) see all 28 lines on the screen--even if the last three lines don't contain any useful information.

A small note: On a very well-adjusted IBM color monitor we have been able to display up to 30 lines. It wouldn't make any sense to use this though, since most monitors would not be able to display it. We have been able to display 2 or 3 additional lines on every monitor. So we can say in general that at least two additional lines are possible, which you can then use for status lines, etc.

We already know that the video RAM lies at address $\$ 0000$ and the attribute RAM at address $\$ 0800$. We must change this since we have displayed 2240 characters; the end of the video RAM then lies at address $\$ 0960$ and part of the attribute RAM is overwritten (and vice versa). There is enough space between the attribute RAM and the character generator. Address $\$ 0 \mathrm{~A} 00$ is then available for the start address of the attribute RAM.

But when we want to write to the 80 -column screen with BASIC, we have a small problem: The interpreter gets the base address of the attribute RAM from address \$0A2F in the zero page. This isn't so bad--we just inform the BASIC interpreter of the new base address. This is correct--but if we take a closer look at the kernal, we see that the base address is not added but logically ORed. Bits 0 and 1 are affected by this; these two bits may not be relevant; that is, they may not be set. This is why it is advisable to define address $\$ 1000$ as the start address of the video RAM. We do this with the two instructions:

```
POKE DEC("OA2F"),16
POKE DEC("D600"),20: POKE DEC("D601"),16
```

When this is done, everything works as it should. We'll use these ideas in our next program:

```
10 REM *** DEMO PROGRAM FOR 28-LINE SCREEN **
20 :
30 A=DEC("D600"): D=DEC("D601")
40 POKE A,20: POKE D,16:REM *** VDC RECEIVES NEW
    BASE ADDRESS
50 POKE DEC("OA2F"),16: REM *** KERNAL RECEIVES NEW
    BASE ADDRESS
60 POKE A,6: POKE D,28: REM *** 28 LINES
80 PRINT CHR$(147)
```

When you start this program, 28 lines appear on the screen--though the last three lines still have no meaningful content. Unfortunately, we cannot write to these lines with the PRINT statement. The operating system is not prepared for such things. It becomes clear that we must POKE characters (strings) into memory. This is done by a small machine language routine so that the characters to be printed can be put into a string.

This machine language routine is passed the address of the string to be printed. The address of a variable can be obtained with the POINTER(var) command. Before this, the low and high bytes of the screen address at which the string is to be printed are stored in memory locations \$FA (250) and $\$ F B$ (251). The current attribute is used as the color or attribute which you may change. You cannot integrate any control characters in the strings. These are accepted, but result in a gap in the screen. It is possible to allow for execution of control sequences, but we have not included this feature for space reasons. The routine is intended to output strings in our new window without requiring a lot of effort on the part of the programmer. The following commands are necessary in order to display a string on the first line of our new window:

```
T$="This is a test string!"
POKE 250,(2000 AND 255)
POKE 251,(2000/256)
A=POINTER(T$)
SYS DEC("D27"),A AND 255,A/256
```

First the string variable is defined which contains the string to be printed. Then we POKE the start address in $\$$ FA and $\$ \mathrm{FB}$, low byte first. We then indicate the address at which the string T\$ is stored in bank 1. This address is then, divided into low and high bytes, passed to the output
routine at address \$0D27. The routine then gets each character and outputs $i t$. That's it. Here is the machine language program:


| 00D55 | A5 | FA |  | LDA | \$FA | ; ALSO THE SOURCE ADDRESS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00D57 | D0 | 02 |  | BNE | \$0D5B | ; DECREMENT THE LO-BYTE |
| 00D59 | C6 | FB |  | DEC | \$FB | ; AND DEC |
| 00D5B | C6 | FA |  | DEC | \$FA | ; ALSO HI-BYTE |
| 00D5D | A5 | FA |  | LDA | \$FA | ; GET LO-BYTE |
| 00D5F | 85 | E0 |  | STA | \$E0 | ;LO-BYTE LINE ADDRESS |
| 00D61 | A5 | FB |  | LDA | \$FB | ; GET HI-BYTE |
| 00D63 | 85 | E1 |  | STA | \$E1 | ; HI-BYTE LINE ADDRESS |
| 00D65 | A2 | 01 |  | LDX | \#\$01 | ; BANK 1 FOR VARIABLES |
| 00D67 | A4 | FE |  | LDY | \$FE | ;POSITION IN STRING |
| 00D69 | A9 | FC |  | LDA | \#\$FC | ;ADDRESS IN ZERO PAGE |
| 00D6B | 20 | 74 | FF | JSR | \$FF74 | ; FAR FETCH |
| 00D6E | A4 | FE |  | LDY | \$FE | ;GET POSITION IN STRING |
| 00D70 | 84 | EC |  | STY | \$EC | ; ALSO CURSOR COLUMN |
| 00D72 | 20 | OC | C0 | JSR | \$C00C | ; AND CHARACTER OUTPUT |
| 00D75 | C6 | FE |  | DEC | \$FE | ; DEC THE POINTER |
| 00D77 | D0 | E4 |  | BNE | \$0D5D | ; IF NOT END OF STRING |
| 00D79 | 60 |  |  | RTS |  | ; END ROUTINE |

At first glance the routine may appear rather long, but it really isn't. Remember that this routine and a few short BASIC lines give you three additional lines to use. Furthermore, there is another short routine at the start of this one that writes a character to a location in the VDC memory. The BASIC loader for this routine is found after the example program. Here is the example program, which allows displays 28 lines using both of the new routines.

```
10 REM *** DEMO PROGRAM FOR 28 LINE SCREEN ***
20 :
30 A=DEC("D600"): D=DEC("D601")
40 POKE A,20: POKE D,16: REM *** VDC GETS NEW BASE
50 POKE DEC("OA2F"),16: REM *** KERNAL GETS NEW
                                    BASE ADDRESS
    60 POKE A,7: POKE D,28: REM *** 28 LINES
    70 POKE A,6: POKE D,33: REM *** NEW SYNC
    80 :
    90 PRINT CHR$(147);
100 T$+" ": REM 20 SPACES
110 FOR X=0 TO 79 STEP 20: FOR Y=0 TO 2
120 GOSUB 1000: NEXT: NEXT
130 INPUT "Enter your name: ";T$
140 FOR Y=0 TO 2: X=2*Y: GOSUB 1000: NEXT
150 END
```

```
1000 REM *** OUTPUT T$ AT X,Y COORDINATE; Y=0 MEANS
    1ST LINE ***
1010 AZ=2000+Y*80+X: REM DESTINATION ADDRESS
1020 POKE 250,AZ AND 255: REM LOW BYTE
1030 POKE 251,AZ/256: REM HIGH BYTE
1040 T%=POINTER(T$): REM ADDRESS OF THE STRING
1050 SYS DEC("D27"),T% AND 255,T%/256: REM PASS
1060 RETURN
1070 :
```

This program first enables the three additional three lines (lines 30-70). Then the window is cleared and the name you entered is printed on each line.

If you don't want to enter the machine language program with the assembler, you can use the following BASIC loader and then save the machine language program on disk as a BINary file.

```
10 REM BASIC LOADER FOR PRINT STRING
20 :
30 FOR I= DEC("D00") TO DEC("D79")
40 READ A$
50 POKE I, DEC(A$)
60 S=S+DEC(A$)
70 NEXT
80 IF S<>16613 THEN PRINT"ERROR IN DATA STATEMENTS"
90 INPUT "SAVE PROGRAM ON DISKETTE Y/N";A$
100 IF A$<>"Y" THEN END
110 INPUT "FILE NAME";F$
120 BSAVE""+ F$ +"",B1,P3328 TO P3449 :END
130 :
200 DATA 8E,00,D6,2C,00,D6,10,FB,8D,01,D6,60,A2,12,A9,00
2 1 0 \text { DATA 20,00,0D,E8,A9,00,20,00,0D,A2,1F,A9,00,20,00,0D}
2 2 0 ~ D A T A ~ A 2 , 1 2 , A 9 , 0 0 , 4 C , 0 0 , 0 D , 8 5 , F C , 8 6 , F D , A 0 , 0 0 , A 2 , 0 1 , A 9
2 3 0 \text { DATA FC,20,74,FF,85,FE,A0,01,A2,01,A9,FC,20,74,FF,48}
240 DATA C8,A2,01,A9,FC,20,74,FF,85,FD,68,85,FC,A5,FC,D0
250 DATA 02,C6,FD,C6,FC,A5,FA,D0,02,C6,FB,C6,FA,A5,FA,85
260 DATA E0,A5,FB,85,E1,A2,01,A4,FE,A9,FC,20,74,FF,A4,FE
270 DATA 84,EC,20,0C,C0,C6,FE,D0,E4,60
```


### 5.5.7 Hi-res graphics

We probably got you excited when we mentioned that a graphics display is also possible on the 80 -column screen. The resolution of these graphics is $640 \times 200$ points, exactly twice as great as the hi-res mode of the VIC chip. There is no multi-color mode. The brillance of the graphics is quite impressive (if the monitor can display it properly). Here you don't have to set two points next to each other in order to see one point, as on the VIC. There is "only" one color available, but this is completely sufficient for most graphics (such as mathematical curves).

This graphic mode is not supported by the BASIC 7.0 graphics commands. We again offer you a small machine language package that can perform the following elementary functions:

> * turn graphic mode on and off
> * clear the graphic page
> $*$ set and clear points

We could have integrated more features into the machine language routine package, but we don't want to turn the C-128 Internals into a collection of programs!

The how of the VDC graphic mode is also interesting. The bit-map mode is enabled by setting bit 7 of register 25 . There are then 16 K bytes of the VDC memory available for graphics on the screen. If you clear the graphics, the character generator is also cleared.

On the international models of the $\mathrm{C}-128$ if you exit with $<$ RUN/STOP> <RESTORE>, you must also press <ASCII/DIN> or you will see nothing on the screen because the character set has been erased. The character set can also be copied under program control when switching from the graphic mode to the text mode. You can also press <ASCII/DIN> while the graphic mode is enabled--you will be surprised.

The graphic mode is enabled by setting bit 7. The attribute RAM becomes nonfunctional as it is required for graphic display, we must also clear the ATR bit in register 25 . We can combine these two actions by loading register 25 with 128 . This is all that is necessary to enable the graphic mode. We can leave the attribute and video RAM addresses alone since they play no role.

The graphic memory is defined at address $\$ 0000$. The logic for setting and clearing points is similar to that described for the VIC chip; here setting and clearing are accomplished through logical OR and AND. One byte also defined eight points (pixels) for the VDC. The first point, which has the coordinates $0 / 0$, is located in the upper left-hand corner, and thereby at address $\$ 0000$. The rest of the procedure is simpler than for the VIC chip. The graphics are defined line by line. The memory layout is clarified in the following figure:

```
$0000 $0001 $0002 $0003 ..... $027F (639 decimal)
$0280 $0281 $0282 $0283 ..... $04FF (1279 decimal)
```

On the VDC the memory is not divided into matrices of eight, so that addressing a point is much easier. The following formula is needed to address a given point ( $\mathrm{X} / \mathrm{Y}$ ):

$$
\mathrm{AD}=\mathrm{INT}(\mathrm{X} / 8)+\mathrm{Y} * 802
$$

The point in this byte is addressed in the same manner as with the VIC, by the following formula:

$$
2^{\wedge}(7-(\mathrm{X} \mathrm{AND} \mathrm{7)})
$$

Since this addressing is so simple, the machine language program is correspondingly shorter. First the assembly language listing, followed by the BASIC loader:

| 00 COO | 4 C | CD | OC | JMP | \$0CCD | ; SWITCH ON THE GRAPHICS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $00 \mathrm{C03}$ | 4 C | D0 | OC | JMP | \$0CD0 | ;TURN OFF GRAPHICS |
| 00 CO 6 | 4 C | D3 | OC | JMP | \$0CD3 | ; BACK TO TEXT MODE |
| $00 \mathrm{C0} 9$ | 4 C | E0 | OC | JMP | \$0CE0 | ; SET A POINT |
| 00c0c | 4 C | DD | OC | JMP | \$0CDD | ;ERASE A POINT |
| 00C0F | 8E | 00 | D6 | STX | \$D600 | ;STORE IN REGISTER |
| 00 C 12 | 2C | 00 | D6 | BIT | \$D600 | ; TEST STATUS |
| 00 C 15 | 10 | FB |  | BPL | \$0C12 | ; NOT FINISHED YET |
| 00 C 17 | 8D | 01 | D6 | STA | \$D601 | ; STORE VALUE |
| 00C1A | 60 |  |  | RTS |  | ;RETURN TO PROGRAM |
| 00 C 1 B | 8E | 00 | D6 | STX | \$D600 | ; LOAD REGISTER |
| 00C1E | 2C | 00 | D6 | BIT | \$D600 | ;TEST STATUS |
| 00C21 | 10 | FB |  | BPL | \$0C1E | ; NOT FINISHED YET |
| 00C23 | AD | 01 | D6 | LDA | \$D601 | ;GET REGISTER VALUE |


| 00 C 26 | 60 |  | RTS |  | ;RETURN TO PRO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 C 27 | A2 | 19 | LDX | \#\$19 | ;REGISTER 25 CHOSEN |
| 00C29 | A9 | 80 | LDA | \#\$80 | ; BIT 7 SET |
| 00C2B | 20 | OF OC | JSR | \$0C0F | ;REGISTER 25 SET |
| 00C2E | A0 | 40 | LDY | \#\$40 | ; $\$ 40$ FOR OFF |
| 00C30 | A2 | 12 | LDX | \#\$12 | :REGISTER 18 UPDATE HI |
| 00C32 | 98 |  | TYA |  | ; HI BYTE TO ACCU. |
| 00C33 | 20 | OF OC | JSR | \$0COF | ; SET UPDATE HI |
| 00 C 36 | A2 | 1 F | LDX | \#\$1F | ; REGISTER 31 DATA REG. |
| 00C38 | A9 | 00 | LDA | \#\$00 | ; |
| 00C3A | 20 | OF OC | JSR | \$0C0F | ;DATA REGISTER WRITTEN |
| 00C3D | A2 | 1E | LDX | \#\$1E | ; WORDCOUNT REGISTER |
| 00C3F | 20 | OF OC | JSR | \$0C0F | ;WITH NO FILL |
| 00C42 | 88 |  | DEY |  | ;DECREMENT THE NUMBER |
| 00C43 | 10 | EB | BPL | \$0C30 | ; FOLLOW BLOCK OFF |
| 00C45 | 60 |  | RTS |  | ; RETURN TO OFF ROUTINE |
| 00C46 | 08 |  | PHP |  | ;RETURN CARRY \# SET/OFF |
| 00 C 47 | A5 | FA | LDA | \$FA | ;LO-BYTE X-COORD. |
| 00C49 | 85 | FE | STA | \$FE | ;TEMP. STORAGE |
| 00 C 4 B | 46 | FB | LSR | \$FB | ; HI-BYTE WITH X OVER TW |
| 00C4D | 66 | FA | ROR | \$FA | ; COPY CARRY LOW-BYTE |
| 00C4F | 46 | FB | LSR | \$FB | ;S.O. |
| 00C51 | 66 | FA | ROR | \$FA | ;S.O. |
| 00C53 | 46 | FB | LSR | \$FB | ;PUT TOGETHER INT (X/8) |
| 00 C 55 | 66 | FA | ROR | \$FA |  |
| 00 C 57 | A9 | 00 | LDA | \#\$00 | ; HI-BYTE OF ADDRESS ON |
| 00C59 | 85 | FD | STA | \$FD | ; NULL SET |
| 00C5B | A5 | FC | LDA | \$FC | ;Y-COORD. IN ACC. |
| 00C5D | 06 | FC | ASL | \$FC | ; Y TIMES 2 |
| 00C5F | 26 | FD | ROL | \$FD | ; COPY CARRY |
| $00 \mathrm{C61}$ | 06 | FC | ASL | \$FC | ;TIMES TWO OPTION |
| $00 \mathrm{C63}$ | 26 | FD | ROL | \$FD | ; AMT * 4, PLUS 1*Y |
| 00 C 65 | 65 | FC | ADC | \$FC | ;OPTION Y*5 |
| 00 C 67 | 85 | FC | STA | \$FC | : LO-BYTE |
| 00C69 | 90 | 02 | BCC | \$0C6D | ; NO CARRY |
| 00C6B | E6 | FD | INC | \$FD | ; CARRY INTO HI-BYTE |
| 00C6D | A2 | 04 | LDX | \#\$04 | ;IS WORD WITH 4 TIMES |
| 00C6F | 06 | FC | ASL | \$FC | ;WITH 2 MULTIPLER THIS |
| $00 \mathrm{C71}$ | 26 | FD | ROL | \$FD | ;OPTION ONE * 16 |
| 00073 | CA |  | DEX |  | ;AND 16*5 FOR 80 OPTION |
| 00074 | D0 | F9 | BNE | \$0C6F | ;WITH 80 MULTIPLER |
| 00076 | A5 | FA | LDA | \$FA | ; INT (X/8) |
| 00078 | 65 | FC | ADC | \$FC | ; ADD TO Y*80 |


| 00C7A | 85 | FC |  | STA | \$FC | ; AND STORE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00C7C | 90 | 02 |  | BCC | \$0C80 | ; NO CARRY |
| 00C7E | E6 | FD |  | INC | \$FD | ; REM CARRY |
| 00C80 | A2 | 12 |  | LDX | \#\$12 | ;REGISTER 18 UPDATE HI |
| 00C82 | A5 | FD |  | LDA | \$FD | ; HI-BYTE OF ADDRESS |
| 00C84 | 20 | OF | OC | JSR | \$0C0F | ; SET |
| $00 \mathrm{C87}$ | E8 |  |  | INX |  | ; UPDATE LO |
| 00C88 | A5 | FC |  | LDA | \$FC | ;LO-BYTE OF ADDRESS |
| 00C8A | 20 | OF | OC | JSR | \$0C0F | ;SET THE LO-BYTE |
| 00C8D | A2 | 1 F |  | LDX | \#\$1F | ; DATA REGISTER |
| 00C8F | 20 | 1B | OC | JSR | \$0C1B | ;GET THE STORED VALUE |
| 00C92 | 48 |  |  | PHA |  | ; STACK |
| 00 C 93 | A5 | FE |  | LDA | \$FE | ;GET X-COORD. (LO) |
| 00C95 | 29 | 07 |  | AND | \#\$07 | ; X AND 7 |
| 00 C 97 | AA |  |  | TAX |  | ;POINTER NOT X |
| 00 C 98 | 68 |  |  | PLA |  | ; GET VALUE BACK |
| 00 C 99 | 28 |  |  | PLP |  | ; GET CARRY BACK |
| 00C9A | B0 | 05 |  | BCS | \$0CA1 | ; SET POINT |
| 00C9C | 3D | C5 | OC | AND | \$0CC5, | X;CLEAR POINT |
| 00C9F | 90 | 03 |  | BCC | \$0CA 4 | ; UNCONDITIONAL JUMP |
| 00 CA 1 | 1D | BD | OC | ORA | \$0CBD | X;SET POINT |
| 00CA4 | 48 |  |  | PHA |  | ; STACK |
| 00CA5 | A2 | 12 |  | LDX | \#\$12 | ;UPDATE HI |
| 00 CA 7 | A5 | FD |  | LDA | \$FD | ; HI-BYTE OF LINE ADDRESS |
| 00 CA 9 | 20 | OF | OC | JSR | \$0C0F | ; SET THE VALUE |
| 00CAC | E8 |  |  | INX |  | ; UPDATE LO |
| 00CAD | A5 | FC |  | LDA | \$FC | ;LO-BYTE OF ADDRESS |
| OOCAF | 20 | OF | OC | JSR | \$0C0F | ; SET THE LO-BYTE |
| 00 CB 2 | A2 | 1 F |  | LDX | \#\$1F | ; DATA REGISTER |
| 00 CB 4 | 68 |  |  | PLA |  | ;RECOVER STACK |
| $00 \mathrm{CB5}$ | 20 | OF | OC | JSR | \$0C0F | ;SET NEW VALUE |
| 00 CB 8 | A2 | 12 |  | LDX | \#\$12 | ; UPDATE ADDRESS HI |
| 00CBA | 4 C | 1B | OC | JMP | \$0C1B | ;AND POINT SET |
| 00 CBD | 80 | 40 | 20 | 10 | 080402 | 2 01; TABLE SETTING PTS |
| 00CC5 | 7 F | BF | DF | EF | F7 FB FD | FE; TABLE CLEAR POINTS |
| OOCCD | 20 | 27 | OC | JSR | \$0C27 | ; SET THE GRAPHIC MODE |
| OOCD0 | 4 C | 2E | OC | JMP | \$0C2E | ;TURN OFF GRAPHICS |
| 00CD3 | A2 | 19 |  | LDX | \#\$19 | ;REGISTER 25 SELECT |
| 00 CD 5 | A9 | 40 |  | LDA | \#\$40 | 'ATR-BIT SET, TXT-BIT OFF |
| 00 CD 7 | 20 | OF | OC | JSR | \$0C0F | ;SET THE TEXT MODE |
| 00CDA | 4 C | OC | CE | JMP | \$CEOC | ; COPY CHAR ROM |
| 00CDD | 18 |  |  | CLC |  | ; CLR CARRY FOR POINT OFF |
| OOCDE | 90 | 01 |  | BCC | \$0CE1 | ;UNCONDITIONAL JUMP |


| OOCE0 | 38 |  | SEC | iSET CARRY FOR POINT SET |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OOCE1 | 85 | FA | STA SFA | iSTORE X-LOW |
| OOCE3 | 86 | FB | STX \$FB | iSTORE X-HI |
| OOCE5 | 84 | FC | STY \$FC | iSTORE Y-COORD. |
| OOCE7 | 4C | 46 | OC JMP \$0C46 | iPOINT SET/CLEAR |

As you see, there are five entry points available. The graphic page is automatically cleared when the graphic mode is enabled. If you only want to enable the graphic page, you can do this with the following BASIC commands:

## POKE DEC("D600"),25: POKE DEC("D601"),128

The following subroutines are reached with the five entry point addresses:
\$0C00 Enable and clear graphic page
\$0C03 Clear the graphics
\$0C06 Back to text mode
\$0C09 Set a point
\$0C0C Clear point
The coordinates for setting or clearing a point can be passed directly with the SYS command. The syntax looks like this:

$$
\text { SYS <ENTRY POINT }>,<\text { X LOW }>,<\text { X HIGH }>,<\text { Y }>
$$

For example, the command

## SYS DEC("0C09"),0,185,191

is necessary to set the point with the coordinate $(185,191)$. The general call looks like this:

## SYS DEC("0C09"),X AND 255,X/256,Y

By the way, it pays to append the $\%$ sign to the variable names whenever possible because then the variable is treated as an integer variable--leading to great increases in speed. Unfortunately, this doesn't work for loop variables. The constants 255 and 256 should be defined as integer variables--this also increases the speed because the values do not have to be recalculated by the interpreter each time. We have made use of this in our example program.

Here is the BASIC loader for the graphics package:

```
10 REM *** BASIC LOADER FOR }80\mathrm{ COLUMN GRAPHICS***
20 :
3 0 ~ F O R ~ I = ~ D E C ( " O C O O " ) ~ T O ~ D E C ( " O C E 9 " )
40 : READ X$ : X=DEC (X$)
50 : POKE I,X
60 : S=S+X
70 NEXT
80 IF S<> 25905 THEN PRINT"***** ERROR IN DATA
        STATEMENTS *****"
90 INPUT"SAVE PROGRAM TO DISKETTE";A$
100 IF A$<>"Y" THEN END
110 PRINT:INPUT "FILE NAME";F$
120 BSAVE""+F$+"",BO,P3072 TO P3306
130 END
140:
1000 DATA 4C,CD,0C,4C,D0,0C,4C,D3,0C,4C,E0,0C,4C,DD,0C,8E
1 0 1 0 ~ D A T A ~ 0 0 , D 6 , 2 C , 0 0 , D 6 , 1 0 , F B , 8 D , 0 1 , D 6 , 6 0 , 8 E , 0 0 , D 6 , 2 C , 0 0
1020 DATA D6,10,FB,AD,01,D6,60,A2,19,A9,80,20,0F,0C,A0,40
1030 DATA A2,12,98,20,0F,0C,A2,1F,A9,00,20,0F,OC,A2,1E,20
1040 DATA 0F,0C,88,10,EB,60,08,A5,FA,85,FE,46,FB,66,FA,46
1050 DATA FB,66,FA,46,FB,66,FA,A9,00,85,FD,A5,FC,06,FC,26
1060 DATA FD,06,FC,26,FD,65,FC,85,FC,90,02,E6,FD,A2,04,06
1070 DATA FC,26,FD,CA,D0,F9,A5,FA,65,FC,85,FC,90,02,E6,FD
1080 DATA A2,12,A5,FD,20,0F,0C,E8,A5,FC,20,0F,0C,A2,1F,20
1090 DATA 1B,0C,48,A5,FE,29,07,AA,68,28,B0,05,3D,C5,0C,90
1100 DATA 03,1D,BD,0C,48,A2,12,A5,FD,20,0F,0C,E8,A5,FC,20
1110 DATA OF,0C,A2,1F,68,20,0F,0C,A2,12,4C,1B,0C, 80,40,20
1120 DATA 10,08,04,02,01,7F,BF,DF,EF,F7,FB,FD,FE,20,27,0C
1130 DATA 4C,2E,0C,A2,19,A9,40,20,0F,0C,4C,OC,CE,18,90,01
1140 DATA 38,85,FA,86,FB,84,FC,4C,46,0C
```

This routine is located in the RS-232 input buffer and can therefore be called from any bank configuration. This memory area was chosen because it is seldom used. If you do need it, you must move the routine to a new area and make the appropriate changes to the program.

In conclusion, we do not want to leave you with the graphics package alone, we we wrote a short example program in BASIC which draws a damped oscillation on the 80 -column screen. We find that the execution speed is quite satisfactory. You can also learn more about the operation of
the graphic routines from the example program. Naturally you can change the function in line 30 to see what "your" function looks like.

```
10 REM ** EXAMPLE PROGRAM FOR GRAPHICS PACKAGE **
20 :
30 DEFFNR (X)=40*SIN (X) *EXP (-0.5*X) +100
40 FAST: TRAP 1000: REM IN CASE OF ERROR IN FNR(X)
50 F%=256: FF%=255: SE=DEC("CO9"): RE=DEC("COC")
6 0 ~ S Y S ~ D E C ( " C O O " ) : ~ R E M ~ G R A P H I C S ~ O N ~
70 Y%=100: REM DRAW X-COORDINATE
80 FOR X=0 TO 639 STEP 3: REM DOTTED LINE
90 : SYS SE,X AND FF%, X/F%, Y%
100 NEXT
110 X%=320: REM DRAW Y-COORDINATE
120 FOR Y=0 TO 199 STEP 2 : REM DOTTED LINE
130 : SYS SE,X% AND FF%, X%/F%, Y
140 NEXT
150 C=-32
160 FOR X=0 TO 639
170 : FU%=FNR(C): IF FU%<0 OR FU%>199 THEN 190
180 : SYS SE,X AND FF%, X/F%, FU%
190 C=C+.1
200 NEXT
210 GETKEY A$: REM *** DONE, WAIT FOR KEY, BACK TO
    TEXT
220 SYS DEC("C06"): PRINT CHR$(147): SLOW
1000 PRINT ERR$ (ER);EL
    There are an unlimited number of applications for graphics. We will let
your imagination run free here. We wish you much success with the use of
the 80 column graphics routines.
```


# CHAPTER 6 

## Chapter 6: The Memory Management Unit

### 6.1 Introduction to the MMU

The Memory Management Unit (MMU) was designed to handle the complex addressing tasks in the C-128. As you may know, the 8502 and the Z-80 can address only 64 K . You know from BASIC that the two RAM banks can only be addressed separately. Each 64K of RAM overlays the ROM and the I/O components. For example, there are two different RAMs at address \$D600, the I/O provided by the 80 -column controller and the ROMs. If a cartridges is inserted into the expansion slot, the MMU must differentiate this too.

The MMU is also used in the 64 mode and is completely compatible with the C-64. In addition it can handle the tasks that come up in the C-128 and CP/M modes. It also performs the computer mode selection and selects between the 8502 and the Z-80. Here is a list of its features:

> * Manages the translated address bus (TA8-TA15)
> * Selects the computer mode (C-64, C-128, CP/M)
> * Selects the processor (Z-80, 8502)
> * Prepares and manages the CAS selection lines for bank-switching the RAM.

The MMU has a total of 11 registers that are found starting at address \$D500. Since the I/O range is not always enabled, the memory configuration register and load registers A-D are copied into the memory range $\$$ FF00 to $\$$ FF05. This way there are four set configurations found in the preconfiguration registers A-D. They can be selected simply by loading a load register into the configuration register, without having to enable the I/O range. This is a very useful feature and saves both time and programming effort. But more about this later.

Here is a graphic representation of the available registers:

| \$FF04 | LCRD | Load Configuration Register D |
| :--- | :--- | :--- |
| \$FF03 | LCRC | Load Configuration Register C |
| \$FF02 | LCRB | Load Configuration Register B |
| \$FF01 | LCRA | Load Configuration Register A |
| \$FF00 | CR | CONFIGURATION REGISTER <br> (Copy at \$D501) |
| \$D50B | VR | Version Register |
| \$D50A | P1H | Page 1 Pointer -High |
| \$D509 | P1L | Page 1 Pointer-Low |
| \$D508 | POH | Page 0 Pointer-High |
| \$D507 | POL | Page 0 Pointer-Low |
| \$D506 | RCR | RAM Configuration Register |
| \$D505 | MCR | Mode Configuration Register |
| \$D504 | PCRD | Preconfiguration Register D |
| \$D503 | PCRC | Preconfiguration Register C |
| \$D502 | PCRB | Preconfiguration Register B |
| \$D501 | PCRA | Preconfiguration Register A |
| \$D500 | CR | CONFIGURATION REGISTER <br> (Copy at \$FF00) |

### 6.2 The Configuration Register

As already mentioned, there is a copy of some of the MMU registers at address \$FF00 (independent of the enabled RAM bank). This is not quite correct. In reality there is a copy of one register at address \$FF00; this is the configuration register CR. If you read memory location $\$$ FFO0, you get the current contents of the configuration register. If you write to address \$FF00, the contents of the configuration register at \$D500 in the MMU change at the same time. The registers \$FF01 to \$FF04 are just "half" copies of the MMU registers. Half because when reading them they return the current contents of the corresponding MMU preconfiguration register, but when writing to these registers, the contents not of the corresponding MMU registers, but the configuration register is changed.

This is not a disadvantage--quite the opposite. If you write to an LCRx register, the CR will be loaded with the corresponding PCR. An example: We write to LCRA at address \$FF01. The contents of this register doesn't change, but the contents of the CR does. The PCRA (\$D501) is copied to the CR. This is a very practical feature: We can change the CR register without having to bother with the I/O range. We can select between four configurations stored in the MMU. This means the programmer need only say, "Select configuration \#1," and the MMU switches this configuration on. In machine language this selection looks simply like this:

$$
\begin{gathered}
\text { STA \$FF01 } \begin{array}{c}
\text {;Acc. contents irrelevant--enable } \\
\text { configuration } 1
\end{array}
\end{gathered}
$$

At the start of a program one can pre-program the most-used configurations into the four PCRs. But "manual" reconfiguration isn't much harder. Load the accumulator with the bit pattern necessary and store this at address $\$$ FF00. Example for bank 15 :

$$
\begin{aligned}
& \text { LDA \#00 ; corresponds to BANK } 15 \text { command } \\
& \text { STA \$FFOO ; select configuration }
\end{aligned}
$$

All eight bits of the configuration register are relevant:
Bits 7,6 Select RAM bank. The bit combinations 00 and 01 are possible in the 128 K version. But since memory expansion up to 256 K is allowed, the possibilities 10 and 11 exist for this expansion. If these RAM banks are not present, 10 means the same as 00 and 11 the same as 01 .

Bits 5,4 Select what will be accessed when the memory range \$C000 to \$FFFF is addressed:
00 - System ROM (kernal)
01 - Internal function ROM
10 - External function ROM
11 - RAM (bank, see bits 6 and 7)
Bits 2,3 Select what will be accessed when the memory range $\$ 8000$ to \$BFFF is addressed:
00 - System ROM (BASIC)
01 - Internal function ROM
10 - External function ROM
11 - RAM (bank, see bits 6 and 7)
Bit 1 Select what will be accessed when the memory range $\$ 4000$ to $\$ 7 \mathrm{FFF}$ is addressed:
0 - System ROM (BASIC)
1 - RAM (bank, see bits 6 and 7)
Bit 0 Select what will be accessed when the memory range \$D000 to \$DFFF is addressed:
0 - System I/O
1 - RAM/ROM, dependent on bits 4 and 5
It should be noted that when ROM is enabled in the range \$C000 to $\$$ FFFF (bits 4 and 5) there is always a gap in the range \$D000 to \$DFFF. If the system I/O is enabled, the system I/O components occupy this range. If bit 0 is set, the character generator is found here.

### 6.2.1 The preconfiguration registers

The preconfiguration registers are found at addresses \$D501 to \$D504 and copies of them are found at addresses \$FF01 to \$FF04. They have no significance in the C-64 mode. Preconfiguration registers are registers in the MMU which can be pre-programmed with specific memory configurations. These pre-programmed configurations can be transported to the configuration register by means of the "Load Configuration Register".The use of these registers was described in section 6.2. The bits are encoded in the same manner as for the configuration register. The encoding is also found in section 6.2.

### 6.3 The Mode Configuration Register

The mode configuration register is found at address \$D505. It sets the current computer mode, that is, which CPU is operational (8502 or Z-80) and whether the 64 or 128 mode is active.

Bit 7 Indicates if the $40 / 80$ column key was pressed at reset. $0=80$ column, $1=40$ column mode.

Bit 6 This bit indicates whether the 64 or 128 mode is active; $0=128$ mode. After power-up or RESET the 128 mode is always active.

Bits 4,5 These two bi-directional bits indicates whether or not the cartridge lines GAME or EXROMIN are being used. If so, the 64 mode must be enabled and control passed to the cartridge. In the 128 mode these lines are not used.

Bit 3
FSDIR control bit. This bit is used as the output bit for the fast serial data bus buffer as well as the input bit for the disk enable signal.

Bits 1,2 These bits have no significance.
Bit $0 \quad$ This bit selects the processor; $1=\mathrm{Z}-80,0=8502$.
If bit 0 of this register is written to, the contents are temporarily buffered until the current clock cycle is done. Otherwise, complications could occur when the processors are switched.

By looking at bit 0 we can determine whether the Z-80 or the 8502 is operational. When writing to this register, the bit is stored until the clock pulse falls. If the bit is set, the Z-80 is active and the range $\$ \mathrm{D} 000$ to \$DFFF is mirrored in the range $\$ 0000$ to $\$ 0 \mathrm{FFF}$. The BIOS ROM is also physically located at the range $\$ 0000$ to $\$ 0 \mathrm{FFF}$. The BIOS ROM can't be read (via software) when the 8502 is enabled.

For example, if the Z-80 is enabled, the 8502 is stopped and the Z-80 continues where it left off. This simply means that the PC (Program Counter) continues with the course of the program. The same is true when the 8502 is switched on: it picks up its work where it left off and this takes place immediately after the instruction to switch on the Z-80.

In the 64 mode the $\mathrm{Z}-80$ enable line (defined by bit 0 ) is always zero so that the Z-80 mode cannot be enabled in the C-64 mode. Furthermore, there are no copies of the MMU registers in the addresses at $\$$ FF00 in the 64 mode.

### 6.4 The RAM Configuration Register

The RAM configuration register is found at address \$D506 of the MMU. It is used to define the common RAM areas. But why define common RAM areas?

Quite simple: The interpreter, for example, stores all of the required system variables and pointers in the zero page (although there really isn't a zero page anymore). If the interpreter now switches to bank 1, for instance, in order to read or write variables, these system pointers would no longer be available since they are found in bank 0 . It would be a lot of bother to have to make changes in both memory banks every time a zero-page location was changed.

To avoid this, the Commodore engineers thought it would be very practical to be able to define a certain memory range so that it looked the same in all RAM banks. In reality, the zero page is stored in only one RAM bank, bank 0 . If you then address this memory range in RAM bank 1 (or another bank), the MMU recognizes this and addresses the corresponding area in bank 0 .

These common memory ranges are called common areas. The MMU offers the programmer the option of defining whether or not he wants a common area, and if so, how large it should be and where it should be located. But first the register layout before we take a closer look at the individual bits:

Bits 6,7 These two bits store the RAM bank for the VIC chip, where the text or a graphic page will be stored. Normally the video RAM is found in bank 0 .
$00=$ RAM bank $0,01=$ RAM bank $1,10=$ RAM bank 2(0), 11=RAM bank 3(1)

Bits 4,5 These two bits are still unused in the present version. They are intended for expansion to 1 Mbyte of RAM. Then selecting these would address a 256 K block.

Bits 2,3 Bits 2 and 3 indicate if and where a common area is defined. $00=$ no common area, independent of bits 0 and 1 $01=$ lower area is common $10=$ upper area is common 11=both upper and lower areas are common

Bits $0,1 \quad$ Here is defined how many Kbytes will be used as a common area. These two bits are valid only when bits 2 and 3 are not equal to 00 .
$00=1$ Kbyte common area
$01=4 \mathrm{Kbyte}$ common area
$10=8 \mathrm{Kbyte}$ common area
$11=16 \mathrm{Kbyte}$ common area
When a common area is defined, the minimum area possible is 1 K . But is also possible to declare no area as common. To do this, set bits 2 and 3 to zero. If only one of bits 0 and 1 are set, bits 4 and 5 will have effect. Normally, only the lower area with 1Kbyte is defined as a common area. In the 64 mode, this register has no effect.

If a 1 Kbyte area is defined as a common area, the range $\$ 0000$ to \$03FF is identical in both RAM banks if the lower area is enabled. If both the upper and lower areas are enabled as the common area, the ranges $\$ 0000$ to $\$ 03 \mathrm{FF}$ and $\$ F C 00$ to $\$ \mathrm{FFFF}$ are identical in both RAM banks. You can define up to 32 K as a common area by defining both areas and 16 K as the common area.

Bits 6 and 7 determine from which RAM bank the VIC chip should get its information regarding the video RAM. This offers us fantastic capabilities. It is very easy to manage two 40 -column screens without having to move the address of the video RAM, which is more complicated than switching the RAM bank. In RAM bank 0 you can define screen number 1 at address $\$ 0400$ and screen 2 at the same address in bank 1 . You can then switch between the two by setting or clearing bit 6 .

| LDA | \#00 | ; system I/O |
| :---: | :---: | :---: |
| STA | \$FF00 | ; enable |
| LDA | \$D506 | ;old RCR value |
| ORA | \#\$40 | ; screen in RAM bank |
| STA | \$D506 | ; enable |

### 6.5 The Page Pointer

There are two page pointers: one page pointer for the zero page, and a page pointer for page 1 , in which the stack normally lies.

## \$D507/\$D508: Page pointer 0 <br> \$D509/\$D50A: Page pointer 1

The low-order byte of these pointers represents the address bits 8 to 15 . The high-order byte determines the RAM bank which will be used, representing address bits 16 to 19 . Bits 7-4 are not used in the high-order byte.

If the high-order byte of a page pointer is written, it is stored temporarily until the low-order byte of the pointer is also written.

If the zero page or page 1 is moved to another address, the MMU adds the base address automatically to access the zero page or for stack actions.

## Higher bytes (\$D508/\$D50A)

Bits 7-4 unused
Bits 3-0 Address bits 16 to 19 for translated address (TA)
In the present version, only bit 0 is of interest; the remaining bits 1-3 are ignored.

## Lower byte (\$D507/\$D509)

Bits 0-7 These bits represent the high-order byte of the page pointer, that is, address bits $8-15$. For the zero-page pointer this byte is usually 0 ; for the page- 1 pointer it is 1 .

The advantages are clear. You can have a separate stack for each subroutine as well as a separate system-variable area if you don't call the kernal routines. Moving the zero page has two advantages: Programs will be shorter and faster.

Assembly language programmers are often searching for free memory locations in the zeropage. As an example, the LDA (\$xx), Y instructions function only with zero-page addresses. Using the page pointers you can move zero page to a free memory area.

The ability to move page 1 is also practical. This makes it possible to give each subroutine its own stack. This is a very useful feature. You need only save the stack pointer and then have a new stack available for the subroutine. This results in more space on the stack, and the stack need not be completely reconstructed when the routine is exited. You need only to restore the page 1 pointer to the normal value (\$01) and reset the stack pointer SP. This is a particularly useful feature for PASCAL compilers.

Moving the stack might look something like this:

| LDA \#\$00 | isystem I/O |
| :--- | :--- |
| STA \$FF00 | ienable |
| LDA \#\$F0 | istack at address \$F000 |
| STA \$D507 | in RAM bank 0 |
| TSX | iand save SP |
| STX SFD | in zero-page \$FD |
| LDX \#\$FF | initialize |
| TXS | inew stack |

Since the stack has been redefined, the stack must be reconstructed the at the end of the routine, otherwise it is no longer possible to exit from the subroutine with RTS. This reconstruction looks like this:

| LDX \$FD | ; get old stack pointer |
| :--- | :--- |
| TXS | iand reset SP |
| LDA \#\$01 | istack again at address $\$ 0100$ |
| STA \$D507 | idefault value |
| RTS | ireturn now possible |

Here is a rather unconventional way to clear the screen. It is used often in professional programs because it is very fast. It is used in graphics programs for filling surfaces, for example.

The whole thing is done by "misusing" the stack pointer for addressing. A PHA instruction writes the contents of the accumulator to the current stack address and the stack address is automatically decremented--all of this in a one-byte command. This is much faster since it's all done in hardware. In the "normal" assembler notation this looks like this:

STA (\$XX),Y
DEY

The addressing mode is more complicated for the CPU, so it needs more time. The same action requires three bytes, and it is slower since the code must be fetched, interpreted, and executed.

Our new screen-clear routine saves the stack pointer, places it at the screen start \$0400, and then pushes the accumulator onto the new stack 1024 times. After each 256 bytes the high-order byte must naturally be incremented. The interrupts should also be disabled during the routine in order to prevent stack overflow.

```
    LDA #$00 ;BANK 15
    STA $FFOO
    SEI ;DISABLE INTERRUPTS
    LDA #$04 ;NEW START ADDRESS OF THE SP
    STA $D509 ;IS $0400 IN RAM BANK 0
    TSX ;STACK POINTER TO X
    STX $FD ;AND SAVE CURRENT POINTER
    LDX #$FF ; SP TO START OF STACK
TXS
LDY #$03 ;256 BYTES TIMES 4
LDX #$00 ;256-BYTE COUNTER
LDA #$20 ;FILL CHARACTER
NEXT PHA ;SAVE CHARACTER
DEX ;DECREMENT LOOP
BNE NEXT ;NEXT CHARACTER
INC $D509 ; INCREMENT SP HIGH BYTE
DEY ;ALL FOUR BLOCKS FILLED?
BNE NEXT ;NO, NOT YET
LDX $FD ;GET OLD SP
TXS ;AND STORE AGAIN
LDA #$01 ;HIGH BYTE OF ORIGINAL STACK
STA $D509 ;AND SET
CLI ;REENABLE INTERRUPTS
RTS ;END OF THE CLEAR ROUTINE
```

This routine isn't much longer than a "traditional" screen-clear routine and it is much faster. It also demonstrates the capabilities that are possible by changing the page-pointer base addresses.

### 6.6 The Version Register

Bits 7-4 Bank version; These bits give information as to the total available memory space. As already mentioned, the computer has the possibility to expanded to 1 Mbyte . The standard contents of this register for the 128 are $\$ 20$. The " 2 " stands for two 64 K blocks. A 1 M version would contain sixteen 64 K blocks. Bits $7-4$ of this register would then contain a 0.
Bits 3-0 MMU version; These bits indicate the version number of the MMU.

The system version register is quite uninteresting for actual memory management. The low-order nibble contains a specification of the MMU version. In the high-order nibble the existing memory construction can be read. Here programs can determine how much memory they can access and set themselves accordingly. Future programs will undoubtedly do this.

## Chapter 7: Assembly Language Programming

### 7.1 Introduction to Assembly Language Programming

We hardly need to explain to an Internals reader what assembly or machine language is. This chapter is designed to show you how to use the operating system routines in your own programs. Why keep reinventing the wheel? There is a whole set of useful routines available which can be very easily accessed. This makes your programs shorter and easier to read.

We want to make the work easier for you and explain the kernal routines by means of short examples. Naturally, we cannot go into all of the kernal routines; there are simply too many.

### 7.2 The CPU - The 8502

The heart of a computer is the CPU and in the C-128 it's the 8502, in addition to the Z-80. It is fully software-compatible to the 6510 and its predecessor, the 6502. In contrast to the 6510, the 8502 can be driven at 2 MHz --making it twice as fast.

The pinout:
1 OIN System clock input; selectable 1 or 2 MHz (approximately)
2 RDY Ready; $0=$ processor stops on the next clock cycle until RDY $=1$. This can be used to operate slow memory, for example.
$3-\operatorname{IRQ}$ Interrupt request; $0=$ processor gets the next commands address from \$FFFE and continues from there. This occurs only when interrupts are enabled.
4 -NMI Non-maskable interrupt; $0=$ processor gets the next command address from \$FFFA and continues from there. This interrupt cannot be disabled.
AEC Address enable control; $0=$ processor brings data, address, and control bus to the high-Z state (tri-state). The bus can then be driven by other devices, such as a second processor.
VCC Operating voltage +5 V .

7-20 A0-A13; Address bus.
21 GND

22-23 A14-A15; Address bus
24-29 P5-P0; I/O pins
30-37 D7-D0; data bus
$38 \mathrm{R} /-\mathrm{W} ; 0=$ write access, $1=\mathrm{read}$ access All access occur only when $02=1$.
39 02OUT; System clock output for supplying other components
40 RES Reset; $0=$ processor goes into the rest state. When the signal goes from 0 to 1 , the processor gets an address from $\$$ FFFC executes the program at that address.

### 7.3 The Kernal Routines

First we like to dedicate ourselves to the routines that are found in part in the extended zero page. These include the very important routines which allow you to read from, write to, or peform a comparison with any memory location in any bank.

### 7.3.1 FETCH, STASH, and CMPARE

These three routines are used to read, write, and compare memory locations in any bank, regardless of the memory configuration. The configuration is unchanged after calling one of these routines.

When calling the routines, you must pass the configuration index in the X register. The operating system has 16 configurations of the 128 possible stored in a table at \$F7F0.

Find the desired memory configuration from the table on the next page and load it into the X register.

| X-Register | Memory Configuration |  |  |
| :--- | :--- | :--- | :--- |
| 0 | only RAM 0 |  |  |
| 1 | only RAM 1 |  |  |
| 2 | only RAM 2 (RAM 0) |  |  |
| 3 | only RAM 3 (RAM 1) |  |  |
| 4 | Int. ROM, RAM 0, I/O |  |  |
| 5 | Int. ROM, RAM 1, I/O |  |  |
| 6 | Int. ROM, RAM 2, I/O |  |  |
| 7 | Int. ROM, RAM 3, I/O |  |  |
| 8 | Ext. ROM, RAM 0, I/O |  |  |
| 9 | Ext. ROM, RAM 1, I/O |  |  |
| 10 | Ext. ROM, RAM 2, I/O |  |  |
| 11 | Ext. ROM, RAM 3, I/O |  |  |
| 12 | Kernal, Int (LO), RAM 0, I/O |  |  |
| 13 | Kernal, Ext (LO), RAM 1, I/O |  |  |
| 14 | Kernal, BASIC, RAM 0, CHARROM |  |  |
| 15 | Kernal, BASIC, RAM 0, I/O |  |  |

### 7.3.1.1 FETCH

Part of the FETCH routine is found at address \$02A2 in RAM. To read from a memory location, the following parameters are passed to this routine:

Acc : pointer to zero-page address
X -reg : configuration index (see above)
Y-reg : offset for the address
Before calling FETCH, place the two byte address of the memory location to be read into a zero-page location. Then pass the address of the zero-page location into the Accumulator.

The following example program reads from address \$1000 in bank 1:

LDA \#\$00 ;LOW BYTE OF $\$ 1000$

```
LDA #$00 ;LOW BYTE OF $1000
STA $FC ;IN ZERO PAGE
LDA #$10 ;HIGH BYTE OF $1000
STA $FD ;IN ZERO PAGE
LDA #$FC ;ADDRESS IN ZERO PAGE
LDY #$OO ;OFFSET IS ZERO
LDX #$01 ; SELECT RAM BANK 1
JSR $FF74 ;FETCH--RETURN IN ACC.
```

After the call the accumulator returns the contents of the memory address. The X-register contains the current configuration and the Y-register remains unchanged.

### 7.3.1.2 STASH

The STASH routine is essentially the opposite of the FETCH routine. Since you must pass in the accumulator the value to be stored, the accumulator can no longer be used to pass the address of the zero-page pointer. This is why you have to do "by hand" what the FETCH routine did for you automatically.

Writing to the memory address $\$ 1000$ in bank RAM looks like this:

| LDA \#\$00 | ;LOW BYTE OF \$1000 |
| :--- | :--- |
| STA \$FC | ;IN ZERO PAGE |
| LDA \#\$10 | ;HIGH BYTE OF \$1000 |
| STA \$FD | iN ZERO PAGE |
| LDA \#\$FC | ; ZERO PAGE ADDRESS OF THE POINTER |
| STA \$02B9 | ;WRITE TO STASH ROUTINE |
| LDA \#\$FF | iVALUE TO BE WRITTEN |
| LDX \#\$01 | ;RAM BANK 1 |
| LDY \#\$00 | ;OFFSET FOR ADDRESS |
| JSR \$FF77 | ;CALL STASH |

After calling the STASH routine, the accumulator and the Y-register are unchanged; the X-register contains the current configuration.

The MMU register can be written in the same manner, without having to change the configuration. The same applies to the I/O components.

### 7.3.1.3 CMPARE

The CMPARE routine compares the contents of a memory location with the contents of the accumulator. To do this, you have to write the address of the memory location to be compared into the CMPARE routine before calling it. Comparing the memory location $\$ 1000$ in bank 1 with the value \$22 would look like this:


After the routine has been called, the flags (zero, minus, and carry) are set according to the comparison. The accumulator and the Y-register remain unchanged, the X-register contains the current memory configuration.

### 7.3.2 GETCONF

This routine does nothing more than get the configuration byte from the table at \$FF70 corresponding to the configuration index in the X-register. This value is simply returned; it is not set. Since the kernal ROM must be enabled in order to jump to this routine, it's recommended that you read the configuration byte from the table; it goes faster.

```
LDX #$OF ;SELECT CONFIGURATION 15
JSR $FF6B ;GETCONF
STA $FFOO ;SET CONFIGURATION
```

would be the same as:

```
LDX \#\$OF ;SELECT CONFIGURATION 15
LDA \(\$ \mathrm{~F} 7 \mathrm{FO}\),X ; GET CONFIGURATION BYTE
STA \$FFOO ; SET CONFIGURATION
```

The length of the routine is the same--it can be shortened by doing it directly (without the X-register):

LDA $\$ F 7 F 0+\$ 0 F$

### 7.3.3 JSRFAR and JMPFAR

If, for example, you have blocked out part of the ROM and want to jump to a kernal routine, you can do this via the JSRFAR routine. Here the CPU registers are not used for passing parameters but the zero-page addresses $\$ 02$ to $\$ 09$.
\$02 Configuration index
\$03, \$04 New PC - jump address
$\$ 05$ New processor status
\$06 Accumulator
\$07 X-register
\$08 Y-register
\$09 SP - stack pointer
The corresponding values are found at $\$ 05$ as the output parameters. Let us assume that we have configuration 1 enabled--that is, only RAM 1. We want to determine the contents of address $\$ 0400$ in RAM bank 0 (the left-hand corner of the 40 -character screen). We must use the FETCH routine for this. For example:

| LDA \#\$7F | ; ENABLE RAM 1 AND KERNAL |
| :---: | :---: |
| STA \$FF00 | ;INTO CONFIGURATION REGISTER |
| LDA \#\$0F | ; CONFIGURATION IDEX KERNAL \& RAM 0 |
| STA \$02 | ; PASS |
| LDA \#\$FF | ; HIGH BYTE OF \$FF74 |
| STA \$03 | ; PASS |
| LDA \#\$74 | ;LOW BYTE OF THE DESTINATION ADDRESS |
| STA \$04 | ; PASS \$FF74 |
| LDA \#\$00 | ;LOW BYTE OF \$0400 |
| STA \$FC | ; SAVE |
| LDA \#\$04 | ; HIGH BYTE OF \$0400 |
| SAT \$FD | ;PASS |
| LDA \#\$FC | ; ZERO-PAGE ADDRESS OF THE POINTER |
| STA \$06 | ; AND PASS |
| LDA \#\$00 | ; ADDRESS RAM BANK 0 |


| LDA \#\$00 | ;VALUE FOR Y-REGISTER FOR FETCH |
| :--- | :--- |
| STA $\$ 08$ | ;SAVE OFFSET |
| JSR $\$ F F 6 E$ | ;CALL JSRFAR |
| LDA $\$ 06$ | ;HERE IS THE VALUE FROM $\$ 0400$ IN |
|  |  |
|  | RAM 0 |

A lot of parameters to pass, right? First it's very important to ensure that the kernal range $\$ \mathrm{C} 000$ to $\$ \mathrm{FFFF}$ is enabled. No RAM may be addressed here or the JSRFAR routine will hang up (even if you call the JSRFAR routine directly at \$02CD--it simply branches back to the kernal). So you should always check this before calling JSRFAR, which we do in our example routine first. RAM bank 1 is enabled by the byte $\$ 7 \mathrm{~F}$ and all memory areas except for \$C000 to \$FFFF are switched to RAM. Then the new configuration register is defined.

The second important point: The program counter PC is defined with the high byte at address $\$ 03$ and the low byte at address $\$ 04$; note that this is not the usual machine language convention.

All specifications that are not absolutely necessary can be omitted. Usually all that is required is to define the memory configuration in $\$ 02$ and then the new program counter in $\$ 03 / \$ 04$. All the others are options which may be useful at various times.

The routine JSRFAR writes the corresponding values at addresses \$05 to $\$ 09$ when it returns. In our example, use is also made of parameter passing in the accumulator.

We now want to show you another short example. Imagine that you have program code in RAM bank 0 as well as RAM bank 1. This first routine is the "subroutine" in bank 1 which in our example does nothing more than add the accumulator and X-register. The carry is indicated in the carry flag. Enter the routine in the monitor with A 12000. You then select RAM bank 1.

| 12000 | LDA $\$ 06$ | ; ACC PARAMETER |
| :--- | :--- | :--- |
| 12002 | CLC | ;CLEAR CARRY FOR ADDITION |
| 12003 | ADC $\$ 07$ | ;ADD TO X REGISTER |
| 12005 | RTS | iEND OF THE ROUTINE |

The routine gets the contents of the accumulator from address $\$ 06$ and then adds it to the X-register. The contents of the accumulator are returned in address \$06. In this example it is important that the processor status
in address \$06. In this example it is important that the processor status register, containing the flags, is passed to address $\$ 05$. In the main program the carry flag can be tested with BCC or BCS. But here is the routine in RAM bank 0, which calls the routine in RAM bank 1 by means of the JSRFAR routine:

02000
02002
02005
02007
02009
0200B
0200D
0200F
02011
02013
02015
02017
02019
0201C
0201E
0201F
02020
02022
02024
02026
02028
0202A
0202C

LDA \#\$3F ; RAM 0 AND KERNAL STA \$FFOO ; SET AS CONFIGURATION
LDA \#\$OD ; RAM 1 AND KERNAL
STA $\$ 02$; NEW CONFIGURATION
LDA \#\$20 ;ACC IS $\$ 20$
STA \$06 ;PASS
LDA \#\$FF ; ADD \$FF
STA \$07 ;PASS
LDA \#\$20 ; HIGH BYTE OF \$2000
STA $\$ 03$;PASS AS PC
LDA \#\$00 ; LOW BYTE OF \$2000
STA $\$ 04$;PASS AS PC
JSR \$FF74 ;CALL JSRFAR
LDA $\$ 05$;GET FLAGS
PHA ;ON STACK
PLP ; AND IN FLAG REGISTER
LDA \$06 ;LOW BYTE OF ADDITION
STA \$FD ; STORE AS LOW BYTE
LDA \#\$00 ;HIGH BYTE
STA \$FE ; STORE
BCC \$202C ; NO CARRY, THEN JUMP
INC $\$ F E$; COMPENSATE FOR CARRY
BRK ;TO MONITOR
When you enter and start this routine, you will find the result of the addition $\$ \mathrm{FF}+\$ 20=\$ 11 \mathrm{~F}$ at address $\$ \mathrm{FD} / \$ \mathrm{FE}$. This routine shows how to get the flags which are passed in memory location $\$ 05$ actually into the status register: Load the accumulator with the contents of $\$ 05$, push it onto the stack, and then pull it into the status register.

The JMPFAR routine works the same way as JSRFAR. Here however there is no return via RTS, but that is also why this routine is called JMPFAR. Naturally, no output parameters can be checked since there is no return.

### 7.4 The Important Kernal Routines

### 7.4.1 Kernal routines with vectors at \$FF4D

First we want to look at the kernal routines defined via jump vectors at address \$FF4D. These include the most important routines, from input and output of characters to the RS-232 routines.

The routines are introduced in the order of their definition at \$FF4D. Whenever possible, the input/output parameters are given, as well as a short description. Where appropriate, a short example routine accompanies the description. The entry addresses are given in both decimal (in parentheses) and hexadecimal.

When vectors are present, you should always use them to access the routine--it's why they are there. Should the operating system ever be changed or extended, the location of these vectors will not be changed so your program will not crash or go crazy.

## C64 MODE

Purpose: Enable the 64 mode
Address: \$FF4D (65357)
Description: A jump to this routine causes the computer to switch from the 128 mode to the 64 mode. The clock frequency is reduced to 1 MHz and the MMU locks all of the necessary registers so that they cannot be manipulated in the 64 mode. There is no return!

Input parameters: None
Output parameters: -none, since no return-

## DMA-CALL

Purpose: Initialize external RAM components Address: \$FF50 (65360)

Description: In order to have direct memory access (DMA) to external RAM, it must be first initialized with this routine. The new configuration is passed in the X-register.
Input parameter: .X
Output parameters:

## BOOTCALL

Purpose: Boot the disk
Address: \$FF53 (65363)
Description: When this routine is called, the computer attempts to boot from the disk inserted in the drive--the same as when the computer is turned on. If the routine cannot find a boot file, it returns control. The device address is passed in the X-register so you can boot from device 8 or 9.

Input parameter: .X
Output parameters:

## PHOENIX

Purpose: Cold start
Address: \$FF56 (65366)
Description: Cold start the 128 mode. If a memory card is found in the expansion cartridge, control is passed to this card. Otherwise an attempt is made to boot the disk. Tabs, key definitions, etc. are all reset.

## LKUPLA

Purpose: Search in the table for logical file number Address \$FF59 (65369)

Description: The routine searches in the table for the device and secondary addresses of the logical file number given in the accumulator. The status variable ST is set according to the results of the routine. If the logical file number is found, the carry is cleared and the following parameters are transmitted: A:LFN, X:device address, Y:secondary address. If the routine does not succeed, the carry is set. Only logical file numbers opened with OPEN can be found.

Input parameter: A contains the LFN to find
Output parameters: Status ST at \$90, .A, .X, .Y, carry
Zero-page address \$B8 to \$BA
Example:

```
    ; Search for LFN
    LDA #$01 ; SEARCH FOR LFN 1
    JSR $FF59
    BCS ERROR ;NOT OPENED--OUTPUT ERROR
    TAX ;LFN TO X
    JSR $FF59 ;CKOUT - SET FILE AS OUTPUT FILE
```


## LKUPSA

Purpose: Search for a secondary address
Address: \$FF5C (65372)
Description: This routine looks in the table of opened channels for the secondary address passed in the Y-register. As for the LKUPLA routine, the carry flag is set if the search failed. The carry is cleared if the search succeeded and the accumulator contains the LFN, the X-register contains the device address, and the Y-register the secondary address.

Input parameters: . Y contains the SA to search for Output parameters: Status ST at \$90, .A, .X, .Y, carry
Zero-page addresses \$B8 to \$BA

Example:
; Search for LFN of disk command channel
LDY \#\$OF ; SEARCH FOR LFN WITH
JSR \$FF5C ; SECONDARY ADDRESS 15
BCS ERROR ; NOT FOUND, RETURN ERROR
TAX ;LFN TO X
JSR CKOUT ; OPEN AS OUTPUT DEVICE
JSR INITD ; INITIALIZE DISKETTE

## SWAPPER

Purpose: Switch 40/80 columns
Address: \$FF5F (65375)
Description: This routine exchanges the $40 / 80$ column mode. The information in the zero page for the active screen must be exchanged with that of the passive screen. The memory range \$E0 to \$FA is exchanged with the area $\$ 0 \mathrm{~A} 40$ to $\$ 0 \mathrm{~A} 5 \mathrm{~A}$. No input parameters are necessary.

Example:

$$
\begin{aligned}
& \text { iClear both screens } \\
& \text { JSR \$C142 ;CLEAR SCREEN } \\
& \text { JSR \$FF5F } \text {;EXCHANGE 40/80 COLUMN MODE } \\
& \text { JSR \$C142 ;CLEAR PASSIVE SCREEN TOO } \\
& \text { JSR \$FF5F } \text {; BACK TO CURRENT SCREEN }
\end{aligned}
$$

## DLCHR

## Purpose: Copy the CHARROM

Address: \$FF62 (65378)
Description: The character set is copied into the VDC RAM when the $<40 / 80$ DISPLAY $>$ key is pressed because the 80-column controller does not get the character information from ROM. The graphics package, for example, makes use of this routine because the character set in VDC RAM is overwritten when graphics are used. The character set selected by the $<40 / 80$ DISPLAY $>$ key and is copied into VDC RAM by this routine. There are neither input nor output parameters.

## PFKEY

Purpose: Redfine a key
Address: \$FF65 (65381)
Description: This routine allows you to define the function keys (F1 to F8 as well as SHIFT/RUN-STOP and HELP). The address in the zero page which points to the KEY text is passed in the accumulator. The X-register contains the number of the function key ( 1 to 10 ) and $Y$ contains the length of the string. Then you can call the routine PFKEY, which inserts this string into the table.
Input parameters: Zero page, .A, .X, .Y
Example: (at address \$2100)

| ; Redefine the HELP key |  |
| :--- | :--- |
| LDA \#\$00 | ;LOW BYTE OF \$2000 |
| STA \$FC | ;STORE IN ZERO PAGE |
| LDA \#\$20 | ;HIGH BYTE OF \$2000 |
| STA \$FD | iSTORE IN ZERO PAGE |
| LDA \#\$FC | ;POINTER |
| LDX \#\$0C | ;REDEFINE HELP KEY |
| LDY \#4 | iLENGTH OF STRING AT \$2000 |
| JSR \$FF65 | iREDFINE KEY |

And at address \$2000:
0200052554 E OD ....

## SETBNK

Purpose: Define memory bank for disk operation
Address: \$FF68 (65384)
Description: This routine must be called before LOAD, SAVE, VERIFY, and every OPEN command. The configuration index of the filename is passed to it in the Y-register, as well as the configuration index of the memory area to be processed in the accumulator. The Y-register is stored in zero-page address \$C6 and the accumulator in \$C7. See also the example for SETNAM (FFBD).

Input parameters: .A, .Y

## GETCONF

Purpose: Get the configuration byte
Address: \$FF6B (65387)
Description: There is a table of 16 of the memory configurations required for normal operation. This table is found at address \$F7F0. You pass the configuration index to this routine in the X-register and you get the configuration byte back in the accumulator. Normally this byte is then written in the configuration register at address $\$ F F 00$ of the MMU.

Input parameter: .X
Output parameter: .A
Example:

$$
\text { ; Set RAM bank } 1
$$

LDX \#\$01 ; ONLY RAM BANK 1
JSR \$FF6B ; GET CONFIGURATION BYTE
STA \$FFOO ; AND SET

## JSRFAR

Purpose: Jump to a subroutine in any bank
Address: \$FF6E (65390)
Description: The routine JSRFAR is used to jump to a subroutine in any configuration. The parameters are passed through zero-page locations \$02 to $\$ 09$. After the routine returns, the old configuration is re-enabled. A precise description including example program is found in Section 7.3.3.

Input parameters: Zero page $\$ 02$ to $\$ 09$
Output parameters: Zero page $\$ 05$ to $\$ 09$

## JMPFAR

Purpose: Jump to any bank
Address \$FF71 (65393)
Description: Here again the parameters are passed through zero-page addresses $\$ 02$ to $\$ 09$. JMPFAR is not a subroutine call but just a jump to an
address in a bank; JMPFAR combines switching the configuration byte with the jump. Since there is no return here, no parameters are returned. You can find more about this routine in Section 7.3.3.

Input parameters: Zero page \$02 to \$09

## INDFET

Purpose: Get a byte from any bank
Address: \$FF74 (65396)
Description: This routine, completely contained in the zero page, allows you to read any memory address in any configuration without having to change the current configuration. To do this you must first define a pointer in a zero-page address to the memory location to be read. This zero-page address is then passed in the accumulator, while the configuration index is passed in the X-register and the offset to the zero-page pointer in the Y-register. You can find more information about the FETCH (=INDFET), STASH, and CMPARE routines in Section 7.3.1.

Input parameters: .A, .X, .Y, 1 zero-page address
Output parameter: .A
Example:

| ; Get $\$ 1000$ | from RAM bank 1 |
| :--- | :--- |
| LDA \#\$00 | ;LOW BYTE OF \$1000 |
| STA \$FC | ;STORE IN ZERO PAGE |
| LDA \#\$10 | ;HIGH BYTE OF \$1000 |
| STA \$FD | ;STORE IN ZERO PAGE |
| LDA \#\$FC | ;POINTER IN ZERO PAGE |
| LDX \#\$0D | ;RAM 1 AND KERNAL |
| LDY \#\$00 | ;OFFSET IS ZERO |
| JSR \$FF74 | ;GET BYTE FROM \$1000, RAM BANK 1 |

## INDSTA

Purpose: Store accumulator in any bank
Address: \$FF77 (65399)
Description: Similar to the INDFET routine, this routine stores the contents of the accumulator in any memory configuration. The parameters must be
passed in the accumulator, and the X and Y registers. The character to be stored must be passed in the accumulator. The zero-page address at which the pointer is stored must be defined at address \$02B9. You can get more detailed information about this routine in Section 7.3.1.

Input parameters: .A, .X, .Y, zero page, \$02B9
Example:
;Store $\$ \mathrm{FF}$ at $\$ 1000$ in RAM bank 1
LDA \#\$00 ;LOW BYTE OF \$1000
STA \$FC ;STORE
LDA \#\$10 ;HIGH BYTE OF \$1000
STA \$FD ; STORE
LDA \#\$FC ; ADDRESS IN ZERO PAGE
STA \$02B9 ;PASS TO INDSTA ROUTINE
LDA \#\$FF ;VALUE TO BE WRITTEN
LDX \#\$OD ; RAM 1 AND KERNAL
LDY \#\$00 ;OFFSET IS ZERO
JSR \$FF77 ; CALL INDSTA

## INDCMP

Purpose: Compare the accumulator with memory in any bank
Address: \$FF7A (65402)
Description: This routine compares the accumulator with any memory location in any bank. Just as with the INDSTA routine, you must pass the address of a zero-page pointer to the INDCMP routine. This is done at address $\$ 02 \mathrm{C} 8$. The byte to be compared is passed in the accumulator while the configuration index is passed in X and the offset in the Y-register. After calling the routine, the result of the comparison--the processor status byte--is found at address $\$ 05$. The example below shows how you can react accordingly to the result of the comparison. More information is in Section 7.3.1.

Input parameters: .A, .X, .Y, zero page, \$02C8
Output parameters: \$05 (status)
Example:

$$
\begin{aligned}
& \text {;Compare }<\text { acc> with <\$1000> in bank } 1 \\
& \text { LDA \#\$00 } \quad \text { ILOW BYTE OF } \$ 1000 \\
& \text { STA \$FC } \quad \text {;STORE }
\end{aligned}
$$

```
LDA #$10 ;HIGH BYTE OF $1000
STA $FD ; STORE
LDA #$FC ;POINTER IN ZERO PAGE
STA $02C8 ;PASS TO INDCMP ROUTINE
LDA #$FF ;COMPARISON OPERAND
LDX #$OD ;RAM BANK 1 AND KERNAL
LDY #$00 ;OFFSET
JSR $FF7A ;CALL INDCMP
LDA $05 ;GET STATUS (RESULT OF COMPARE)
PHA ;ON STACK AND THEN
PLP ;IN PROCESSOR STATUS REGISTER
BEQ EQUAL ; JUMP IF EQUAL
;--- NOT EQUAL ---
```


## PRIMM

Purpose: Output text
Address: \$FF7D (65405)
Description: This routine is very practical because it's simple to use. No parameters need be passed. All characters following the call are sent to the current output device via BSOUT. A zero-byte is used as the terminating character. The program execution is then continued immediately following the zero-byte. One disadvantage of this routine: The program will be unreadable if it is disassembled.

Example:
JSR \$FF7D ; OUTPUT FOLLOWING CHARACTER
.ASC "This is a string!"
.BYT \$OD,\$0A,\$0D,\$00
LDA \#\$00 ;THE PROGRAM CONTINUES HERE
See also the example in the ROM listing at $\$$ F908.

## CINIT

Purpose: Initialize video controller and editor Address: \$FF81 (65409)

Description: The function keys are returned to the defaults, both video controllers are initialized and the 40/80 column mode is enabled dependent
on the $40 / 80$ column key. The keyboard buffer is cleared, all flags are reset, and a CLRCH is performed.

## IOINIT

Purpose: Initialize the input/output device
Address: \$FF84 (65412)
Description: The input/output devices are initalized, meaning that the RESET line on the serial bus is activated. Any printers connected are set to their initial states and the disk drive clears its channels--it is like it had just been turned on.

## RAMTAS

Purpose: BASIC warm start Address: \$FF87 (65415)

Description: This routine initializes the zero page, resets the pointers for SYSTOP and SYSBOT (the memory upper and lower boundaries), resets the pointers for the RS-232 input/output buffers, and resets the cassette buffer.

## RESTOR

Purpose: Initialize system vectors
Address: \$FF8A (65418)
Description: The system vectors at address $\$ 0314$ to $\$ 0332$ (inclusive) are set to the default values. This routine should be called when you modified many of the vectors and want to set them back. This routine calls the following VECTOR routine with the carry cleared.

## VECTOR

Purpose: Copy or reset system vectors
Address: \$FF8D (65421)
Description: This routine copies the 16 vectors at $\$ 0314$ to the address defined by the $\mathbf{X}$ (low) and $Y$ (high) registers, provided the carry flag is set. If the carry flag is cleared, the vectors at $\$ 0314$ are loaded with the area given by the X and Y registers.

Input parameters: .X, .Y, carry
Example:
LDX \#\$00 ; LOW BYTE OF \$1000
LDY \#\$10 ;HIGH BYTE OF \$1000
CLC ; CLEAR CARRY FOR COPY (\$1000) -> (\$0314)
JSR \$FF8D ; LOAD VECTORS

## SETMSG

Purpose: Enable/disable DOS messages
Address: \$FF90 (65424)
Description: The routine stores the value of the accumulator in the zero-page address \$9D. If system messages should be printed, set bit 7 of the accumulator. If \$9D is positive, system messages are inhibited.

Input parameter: . A

## SECND

Purpose: Send secondary address to LISTEN
Address: \$FF93 (65427)
Description: The secondary address to be sent is passed in the accumulator. The routine outputs the contents of the accumulator on the serial bus as the secondary address.

Input parameters: .A

Example:
; SEND LISTEN
LDA \#\$FO ; SECONDARY ADDRESS O FOR CLOSE JSR \$FF93 ; SET SECONDARY ADDRESS

## TKSA

Purpose: Send secondary address to TALK
Address: \$FF96 (65430)
Description: This routine sends the secondary address given in the accumulator on the bus preceded by a TALK signal.

Input parameter: .A

## MEMTOP

Purpose: Set/get the memory top
Address: \$FF99 (65433)
Description: If the carry flag is set, the maximum available memory location is returned in the X-register (low) and Y-register (high). If the routine is called with the carry cleared, the memory top is set with the two registers.

Input parameters: .X, .Y (for cleared carry), carry
Output parameters: .X, .Y (for set carry)
Example:
; Read the memory top
SEC ; READ THE TOP
JSR \$FF99 ; GET TOP
STX \$FC ; STORE
STY \$FD ; STORE
LDX \#\$00 ; LOW BYTE OF $\$ 1000$
LDY \#\$10 ;HIGH BYTE OF \$1000
CLC ;FLAG TO SET MEMTOP
JSR \$FF99 ; SET MEMORY TOP

## MEMBOT

Purpose: Set/get the memory bottom Address: \$FF9C (65436)

Description: Similar to MEMTOP, the lower boundary of the available memory is set with the two registers X (low) and Y (high) if the carry flag is cleared. If the carry flag is set, the memory bottom is read and returned in the two registers.

Input parameters: .X, .Y (for cleared carry), carry
Output parameters: .X, .Y (for set carry)

## KEY

Purpose: Return key pressed Address: \$FF9F (65439)

Description: This routine is elementary to keyboard decoding. The keyboard is checked for a pressed key by means of the keyboard decoding table. If a pressed key is returned, the ASCII value is determined and placed into the keyboard buffer at (\$034A).

## SETTMO

Purpose: Set the time-out flag for IEEE
Address: \$FFA2 (65442)
Description: The routine saves the value passed in the accumulator at address $\$ 0 \mathrm{~A} 0 \mathrm{E}$ as the timeout flag for the IEEE routines. In order to permit the timeout in the IEEE routines, bit 7 of the accumulator must be set.

Input parameters: .A

## ACPTR

Purpose: Get a byte from the serial bus
Address: \$FFA5 (65445)
Description: The routine gets a byte from the serial bus. This character is returned in the accumulator. The status byte ST at $\$ 90$ is set according to the action.

Output parameter: .A

## CIOUT

Purpose: Output a character to the serial bus
Address: \$FFA8 (65448)
Description: This routine is counterpart of ACPTR. The character passed in the accumulator is output on the serial bus. Here too the status byte ST at $\$ 90$ is changed according to the action.

Input parameter: .A

## UNTLK

Purpose: Send UNTALK on the serial bus Address: \$FFAB (65451)

Description: This routine is called when closing or redirecting an input channel. It silences a "talking" device.

## UNLSN

Purpose: Send UNLISTEN on the serial bus Address: \$FFAE (65454)

Description: Corresponding to UNTALK, this routine shuts off a receiving device. This is done when closing or redirecting an output channel.

## LISTN

Purpose: Send LISTEN to a device
Address: \$FFB1 (65457)
Description: A device on the serial bus is requested for input. The LISTEN signal is sent over the serial bus to do this. The device address of the appropriate device is passed in the accumulator. For example, a LISTEN is sent to a printer before characters are sent to it over the serial bus. If you use LISTEN, you must output the characters via the routine CIOUT (not via BSOUT!). Use the routine UNLISTEN to close the channel. Only one device may be active on the serial bus. To simplify all this, you can open and close channels in the operating system. BSOUT and BASIN then take care of sending LISTEN and UNLISTEN as well as TALK and UNTALK.

## Input parameter: .A

Example:
; Send LISTEN to printer
LDA \#\$24 ;DEVICE ADDRESS FOR PRINTER AND LISTEN ON
JSR \$FFB1

## TALK

Purpose: Send TALK to a device
Address: \$FFB4 (65460)
Description: This routine sends the command TALK to a device. The device address is to be passed in the accumulator. The TALK command requests a device connected to the serial bus for talking, i.e. for sending information.

Input parameters: .A

## READST

Purpose: Get the I/O status byte
Address \$FFB7 (65463)
Description: The current system status is returned in the accumulator. If the RS-232 is active, the status byte is returned and immediately cleared in memory. If you need the status byte more often, save it somewhere. If a channel other than the RS-232 channel is open, the status byte is returned in address $\$ 90$.

Output parameter: .A

## SETLFS

Purpose: Set file parameters
Address: \$FFBA (65466)
Description: This routine is required to open a file. The logical file number is passed in the accumulator, the device address in the X-register, and the secondary address in the Y-register. The routine stores these values in the zero-page addresses from \$B8 to \$BA.

Input parameters: .A, .X, .Y

## SETNAM

Purpose: Set the filename parameters
Address: \$FFBD (65469)
Description: Information for the filename is stored in the zero page in this routine. These specifications must all be made before the channel is opened. The length of the filename is passed in the accumulator, the low byte of the address at which the filename is stored in the X-register, and the high byte in the Y-register. Furthermore, you must pass with the SETBNK routine the configuration indices for the filename and the memory range to be processed.

Input parameters: .A, .X, .Y

## Example:

; Open one of the directory files on the disk
LDA \#\$OC ; AREA IN RAM BANK 0
TAX ;FILENAME ALSO IN RAM BANK 0
JSR \$FF68 ; CALL SETBNK
LDA \#\$01 ; LOGICAL FILENUMBER
LDX \#\$08 ;DEVICE ADDRESS
LDY \#\$00 ; SECONDARY ADDRESS FOR READING
JSR \$FFBA ; SETFLS
LDA \#\$01 ; LENGTH OF THE FILENAME
LDX \#\$00 ;LOW BYTE OF THE ADDRESS AT WHICH
LDY \#\$10 ;THE FILENAME IS STORED (\$1000)
JSR \$FFBD ; OPEN - OPEN THE CHANNEL
and at address $\$ 1000$ :
0100024

## OPEN

Purpose: Open a file
Address: \$FFC0 (65472)
Description: The file defined by the routines SETNAM, SETLFS, and SETBNK is entered into the list of logical file numbers. Not until this is done can the logical file number be used for the routines CKOUT and CHKIN. A maximum of nine files can be open at one time.

## CLOSE

Purpose: Close a logical file
Address: \$FFC3 (65475)
Description: The logical file specified in the accumulator is closed. All stored values like the device address, secondary address, etc. are erased from the table. If an error is encountered, the carry flag will be set.

Input parameter: .A
Output parameter: carry

Example:
; Example for CLOSE
LDA \#\$01 ; CLOSE THE EXAMPLE FILE FROM SETNAM
JSR \$FFC3 ; CALL CLOSE
BCS ERROR ; ERROR ENCOUNTERED

## CHKIN

Purpose: Define a logical file as the input channel Address: \$FFC6 (65478)

Description: The logical file number to be used as the input channel is passed in the X-register. The given logical file number must have already been opened with the OPEN command. If the BASIN routine is called after the OPEN command, the input is not done from the keyboard but from the opened file; this can be from the disk drive. It should be noted that no CHKIN is required when reading from the keyboard because it is the standard input device. After a CLOSE or CLRCH, the keyboard is automatically again the input device. The carry flag is also used as the OK flag for this routine.

Input parameter: .X
Output parameter: carry
Example:
; Read the directory
JSR DIROP ; OPEN 1,8,0,"\$"(SELF-DEFINED ROUTINE)
LDX \#\$01 ;LFN OF THE OPENED FILE
JSR \$FFC6 ; EXECUTE CHKIN
JSR \$FFCF ; BASIN--GET CHARACTER

## CKOUT

Purpose: Define a logical file as the output file
Address: \$FFC9 (65481)
Description: This routine defines a file passed in the X-register as the output file. It must have been previously opened properly. A file opened with OPEN 1,8,0,"\$" and then defined as the output file with CKOUT would result in an error because this file was opened for reading and not for writing. After defining an output file, the screen is no longer the output
device -- the output file is. All characters output via BSOUT are sent to this device. The carry flag is used to indicate an error. If it is cleared, the operation was successful.

## Input parameters: .X

Output parameters: carry

## CLRCH

Purpose: Close input/output channel
Address: \$FFCC (65484)
Description: This routine clears any input or output files defined with CHKIN and/or CHKIN. An UNTALK is sent to the input device and UNLISTEN is sent to the output device. The screen again becomes the output device and the keyboard the input device. The files are not closed. Neither input nor output parameters are passed.

## BASIN

Purpose: Get a character from the input channel
Address: \$FFCF (65487)
Description: The file opened and defined as the input file by CHKIN (otherwise the keyboard) returns a character in the accumulator.

Output parameter: .A

## BSOUT

Purpose: Output a character to the output channel
Address: \$FFD2 (65490)
Description: The character passed in the accumulator is sent to the open file defined as the output file by CKOUT. If the screen is the output file (default), the ASCII character is converted to a printable POKE code (This is an extensive procedure. Those interested should look at the appropriate code in the C range of the kernal).

Input parameter: .A

## Example:

; Switch the $40 / 80$ column mode
LDA \#\$1B ; <ESC>
JSR BSOUT ; \$FFD2, OUTPUT CHARACTER
LDA \#"X" ; <ESC>X TO EXCHANGE THE SCREEN STATUS
JSR BSOUT ; OUTPUT
(There is also a special routine to which you can jump.)

## LOADSP

Purpose: Load a file into memory
Address: \$FFD5 (65493)
Description: Before a file can be loaded with LOADSP, the device, secondary address, filename, etc. must be defined by the routines SETLFS, SETNAM, and SETBNK. The address at which the file is to be loaded is passed in the X (low) and Y (high) registers.

Input parameters: .X, .Y
Example:
; Load an overlay
JSR PREP ; SETLFS, SETBNK, SETNAM, ETC.
LDX \#\$00 ;LOW BYTE OF $\$ 1000$
LDY \#\$10 ; HIGH BYTE OF $\$ 1000$ (LOAD ADDRESS)
JSR \$FFD5 ; LOAD FILE AT \$1000

## SAVESP

Purpose: Save memory to a file
Address: \$FFD8 (65496)
Description: This routine saves a memory range to a file (disk, cassette). As with the LOADSP routine, you must first define the device address, secondary address, RAM bank, filename, etc. with the routines SETBNK, SETLFS, and SETNAM. The zero-page address at which the start address of the area to be saved is stored and passed in the accumulator. The end address of the range is passed in the X (low) and Y (high) registers.

Input parameters: .A, .X, .Y, zero page
Example:

| ; Save the range $\$ 1000$ to $\$ 1100$ |  |
| :--- | :--- |
| JSR PREP | ;CALL SETLFS, SETNAM, SETBNK |
| LDA \#\$00 | ;LOW BYTE OF \$1000 |
| STA \$FC | ;STORE IN ZERO PAGE |
| LDA \#\$10 | ;HIGH BYTE OF \$1000 |
| STA \$FD | ;STORE IN ZERO PAGE |
| LDA \#\$FC | ;THE POINTER IS LOCATED IN \$FC |
| LDX \#\$00 | ;LOW BYTE OF THE END ADDRESS \$1100 |
| LDY \#\$11 | ;HIGH BYTE OF THE END ADDRESS \$1100 |
| JSR \$FFD8 | ;SAVESP--SAVE THE RANGE \$1000-\$1100 |

## SETTIM

Purpose: Set the system clock TI
Address: \$FFDB (65499)
Description: This routine sets the system clock TI, which is defined at address \$A0. This clock is controlled by the kernal IRQ routine and is not very accurate. If want an accurate clock, use the timers in the two CIAs (see Chapter 3). The high-order byte of the 24 -hour clock is passed in the Y-register.

Input parameters: .A, .X, .Y
Example:
; Reset the system clock LDA \#\$00 ;RESET MEANS
TAY ; SET TO 0,0,0
TAX ; ALL THREE REGISTERS TO ZERO
JSR \$FFDB ; SETTIM

## RDTIM

Purpose: Read the system clock
Address: \$FFDE (65502)
Description: This routine reads from the 24-hour clock and passes the three bytes in registers Y (highest-order), X , and the accumulator (lowest).

Output parameters: .A, .X, .Y
Example:
; Read the 24-hour clock
JSR \$FFDE ; CALL RDTIM
STY \$FC ;STORE MSB
STX \$FD ; STORE MIDDLE BYTE
STA \$FE ; STORE LSB

## STOP

Purpose: Poll the STOP key
Address: \$FFE1 (65505)
Description: If the STOP key was pressed since the last IRQ call, the zero flag will be set and a CLRCH will be executed. If the STOP key was not pressed, the zero flag will be cleared.

Output parameters: zero flag
Example:
; Check for STOP
JSR \$FFE1 ; STOP KEY PRESSED
BEQ YES ;PRESSED

## GETIN

Purpose: Get a character from the keyboard buffer or RS-232
Address: \$FFE4 (65508)
Description: Gets a character from the defined input file. If no character is ready, the accumulator is returned with zero.

Output parameter: .A

## CLALL

Purpose: Close all open files
Address: \$FFE7 (65511)
Description: All of the files opened with OPEN are closed, actually CCALL deletes the files by clearing the table index--no CLOSE is actually performed. This can be particularly annoying for open disk files (WRITE FILE OPEN ERROR results). After erasing the logical files, a CLRCH is executed. CLALL should therefore be used with caution.

## UDTIM

Purpose: Update system clock Address: \$FFEA (65514)

Description: This routine is usually called by the IRQ routine. The three-byte 24-hour clock is incremented by one unit.

## SCRORG

Purpose: Get the size of the current window
Address: \$FFED (65117)
Description: The routine SCRORG gets the current window values in the registers. After the call, the accumulator contains the maximum column number, the number of lines in the window is found in the Y-register, and the X-register contains the number of columns in the window.

Output parameters: .A, .X, .Y

## PLOT

Purpose: Get/set cursor position
Address: \$FFFO (65120)
Description: The cursor position is either fetched or set based on the condition of the carry flag. The $\mathbf{X}$ and Y registers are the communication registers. The Y-register defines the line (the first line in the window is
zero) and the X-register the column of the cursor. If the carry flag is set, the current cursor position in the window is returned in the X and Y registers.

Input parameters: .X, .Y, carry
Example:
; Set an asterisk in the middle of the window
JSR \$FFED ; CALL SCRORG
TXA ; COLUMN NUMBER TO ACC
LSR A ;DIVISION BY TWO (MIDDLE)
TAX ; AND AS COLUMN BACK TO X
TYA ; $\operatorname{LINE}$ NUMBER TO ACC
LSR A ;DIVISION BY TWO (MIDDLE)
TAY ; AND AS LINE TO Y
CLC ; CLEAR CARRY=SET CURSOR POSITION
JSR \$FFFO ; SET CURSOR POSITION
LDA \#"*" ; LOAD ACC WITH ASTERISK
JSR \$FFD2 ; AND OUTPUT

## IOBASE

Purpose: Get the base address of the I/O area Address: \$FFF3 (65123)

Description: The address of the input/output area is returns in the X (low) and Y (high) registers. This address is always \$D000 for the 128 . For later expansions or movements, we advise you in order to maintain compatibility to integrate this routine into the software and make reference to it.

Output parameters: .X, .Y
Example:
; Start of the program
JSR \$FFD3 ; IOBASE
STX \$FD ; STORE LOW BYTE
STY \$FE ;STORE HIGH BYTE
This address is referenced in the program as follows:
STA (\$FD),Y ;IN I/O AREA

### 7.4.2 Other useful kernal routines

There are some other routines in the kernal which can help save time and program memory. These routines are found particularly in the \$C000 block of ROM and are used for input/output on the two screens. Here are some of the routines we feel are useful.

## CLRWIN

Purpose: Clear the window (screen) Address: \$C142 (49474)

Description: If no window is defined, the entire screen is cleared. If a window is defined, only the screen area inside the boundaries of the window is erased.

## CURHOM

Purpose: Cursor to HOME position in window
Address: \$C150 (49482)
Description: The cursor is positioned in the upper left-hand corner of the window. If no window is defined, the cursor is placed in the upper left-hand corner of the screen. Note that position $0 / 0$ always defines the upper left-hand corner of the window.

## GETLIN

Purpose: Get an input character
Address: \$C258 (49752)
Description: Characters are taken from the keyboard and displayed on the screen at the current cursor position until the <RETURN> key is pressed.

## BSOUT SCRN

Purpose: Output a character to the current screen
Address: \$C72D (50989)
Description: This routine is the continuation of the BSOUT routine at \$FFD2. The routine is faster since it does not have all of the checks that are built into BSOUT. The character is passed to the routine in the accumulator and output to the currently active screen--at the current cursor position.

Input parameters: .A

## CLQIR

Purpose: Clear the quote, insert, and reverse modes Address: \$C77D (51069)

Description: This routine clears the flags for the quote, insert, and reverse modes. It works somewhat faster than outputting the necessary control sequences via BSOUT.

Here is a list of other important routines and their address:
\$C854 (51284) Cursor right in window
\$C85A (51290) Cursor down in window
\$C867 (51303) Cursor up in window
\$C875 (51317) Cursor left in window
\$C880 (51328) Enable second character set
\$C8BF (51391) Clear RVS mode
\$C8C1 (51393) Set RVS mode
\$C8C7 (51399) Enable underlining
\$C8CE (51406) Disable underlining
\$C91B (51483) Delete character to the left of the cursor
\$C93D (51517) Delete character under cursor
\$C94F (51535) Jump to tab
\$C980 (51584) Clear all tabs
\$C98E (51598) BELL - create bell tone
\$CA14 (51732) Cursor pos. defined left/top of window
\$CA16 (51734) Cursor pos. defined right/top of window
\$CA24 (51748) Define screen as window
\$CA52 (51794) Clear current line
\$CA76 (51830) Clear from cursor to end of line
\$CA8B (51851) Clear from start of line to cursor pos.
\$CA9F (51871) Clear from cursor pos. to end of screen
\$CABC (51900) Scroll up
\$CAF2 (51954) Enable block cursor
\$CAFE (51966) Enable underline cursor
\$CBOB (51979) Cursor flash off
\$CB21 (52001) Cursor flash on
\$CB3F (52031) Invert 80-column screen
\$CB48 (52040) 80-column screen normal
\$CC27 (52263) <space> at current cursor position
\$CC2F (52271) Character <acc> at current cursor position
\$CC4A (52298) Output character <acc>, <X>:color, <Y>:column to 80 -column screen (without moving the cursor)
\$CC6A (52330) Get/set cursor position
\$CD2C (52524) SWAPPER - switch 40/80-column

### 7.5 Tips \& Tricks

Naturally, this section cannot replace our book Tips \& Tricks, but we want to explain to you the most important and/or useful things which we have found out.

By use of these examples, you'll be able to see how to use the documented zero-page and ROM listings--since the information ultimately comes from these listings.

### 7.5.1 Disabling the STOP key

Frequently you may want to prevent the user from interrupting the program by pressing the STOP key--in many situations this can be dangerous if the STOP key is pressed accidentally.

To solve the problem, we look in zero page. Here, at address $\$ 0300$ is a table of jump commands for the most important kernal routines. Practically speaking, this area is an interface between the programmer and the operating system, because it allows the programmer to cause other things to happen simply by redirecting the jump commands (usually to a routine he writes).

The address for the kernal STOP routine is found at address $\$ 0328$--it points to $\$ F 66 \mathrm{E}$. The current status of the STOP key is read from zero-page address $\$ 91$ at this address \$F66E. Address $\$ 91$ is always loaded with the latest condition by the IRQ routine. If we skip this test, we achieve the effect that pressing the STOP key is no longer recognized by the STOP test routine. We need only modify the address at $\$ 0328$. We write the low byte of the address of the command following the STOP routine to this address. We do this in BASIC with the following POKE:

## POKE DEC("0328"),112 : REM DISABLE STOP KEY

The vector \$0328/\$0329 no longer points to \$F66E but to \$F670. The operating system no longer recognizes the STOP key, not during a program, nor while listing, or many other actions.

We have now done what we set out to do. There is a still a bug in the system, however. If someone is clever enough to press the STOP and RESTORE keys at the same time, our program will be interrupted anyway! The STOP test routine at address $\$$ F66E is also called in the NMI routine, though it does not use the vector $\$ 0328$, so pressing the STOP key will be recognized.

### 7.5.2 Disable STOP-RESTORE combination

If this combination is pressed on the keyboard, the NMI service routine is called. NMI stands for Non-Maskable Interrupt--an interrupt is generated which cannot be disabled with the SEI command.

But there is a vector for this routine also in the zero-page area. The vector responsible for the NMI routine is found at address \$0318 and points to the NMI routine in the kernal at address \$FAFO.

If you do not want a BASIC warm-start to be executed when the STOP-RESTORE key combination is pressed, you must set the NMI vector to the end of the NMI routine. It is advisable to set the vector to \$FA62, since this jumps to the IRQ return routine, reseting the registers and executes an RTI.

The following BASIC command is necessary to redirect the NMI routine:

## POKE DEC("0318"),98 : REM REDIRECT NMI

After you have integrated this POKE command into your program (together with the STOP-key disable) it is impossible for anyone to exit your program unless they build a RESET switch on the user or expansion port, but this too can be intercepted...

### 7.5.3 The IRQ vector

The IRQ routine in the kernal is called every $1 / 60$ of a second. The CIA is responsible for generating this interrupt with its timers. The vector for the IRQ routine is found at address $\$ 0314$ and normally points to the kernal address \$FA65. If you want to link into the IRQ routine, for your own sprite control, or to change the border color every second, etc., in can be done in this way.

Redirect the IRQ vector to your own routine and jump to the "remaining" kernal IRQ routine after executing yours. But be careful when you redirect the IRQ vector. The interrupts must be disabled when changing the vector or the computer may crash.

Here is a short example program which changes the border color of the $40-$ column screen by one color code every 60 th IRQ call.

| 02000 | 78 |  |  | SEI |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 02001 | A9 | OC |  | LDA | \#\$0C | ; Store low byte of new |
| 02003 | 8D | 14 | 03 | STA | \$0314 | ; IRQ routine in vector |
| 02006 | A9 | 20 |  | LDA | \#\$20 | ; Store high byte of new |
| 02008 | 8D | 15 | 03 | STA | \$0315 | ; IRQ routine in vector |
| 0200B | 58 |  |  | CLI |  | ; Enable int. again |
| 0200C | E6 | FD |  | INC | \$FD | ; Increment counter |
| 0200E | A5 | FD |  | LDA | \$FD | ; Get counter |
| 02010 | C9 | 3C |  | CMP | \#\$3C | ; 60 already? |
| 02012 | D0 | 07 |  | BNE | \$201B | ; Not yet reached |
| 02014 | EE | 20 | D0 | INC | \$D020 | ; Increment border color |
| 02017 | A9 | 00 |  | LDA | \#\$00 | ; And counter again |
| 02019 | 85 | FD |  | STA | \$FD | ; Set to zero |
| 0201B | 4 C | 65 | FA | JMP | \$FA65 | ; Remaining IRQ routine |

This routine is enabled by calling the enable routine at address $\$ 2000$. This is done by:

## SYS DEC("2000")

Now the color of the border is changed at regular intervals. This is one example (even though trivial), of what you can do with the IRQ routine.

### 7.5.4 Disabling the BASIC interrupt

As we mentioned in the chapter on the VIC chip, it can be very annoying when the interpreter is always getting in the way. There is a way around this. The interrupts stop working if you tell the interpreter not to jump to the BASIC IRQ routine. This can be done at address \$0A04. If bit 0 is set, the BASIC IRQ routines for graphics and sound are executed. If we clear this bit, these routines will no longer be executed and the sprites will stop moving, etc.

This is a welcome option for all machine language programmers who want to program the sprites themselves. The text/graphic mode is not affected by all of this; it is still switched automatically. This is because this switch occurs in the kernal IRQ routine. If, for example, you want to enable the graphic mode, but don't want to use the BASIC commands, you must either make corresponding changes in the zero-page addresses, or you must sneak into the kernal routine.

To demonstrate the effect of this disabling, first define a sprite and enable it:

```
SPRITE 1,1,2,0,1,1 : REM TURN SPRITE 1 ON
MOVSPR 1,90#9 : REM MOVE SPRITE 1
```

Whatever your sprite may look like, it is now moving across the screen. If you now try to write to the VIC registers and change the appearance or the position of the sprite, you will see a brief flash on the screen and then the sprite will do what it wants or what the operating system wants.

The sprites can be stopped once and for all by clearing bit 0 in address \$0A04. This is done with the following instruction:

POKE DEC("OAO4"), PEEK(DEC("OAO4")) AND 254
The sprite stops where it is and moves no further. Now the VIC chip can be manipulated without interference.

### 7.5.5 Positioning the cursor

You will often want to position the cursor at a given location on the screen/window from within BASIC. Unfortunately, there is no command which does this. You can only set the graphic cursor at a position X,Y by means of the LOCATE command. Of course this positioning is possible by outputting cursor-movement codes, but this method is:
a) slow,
b) memory-consuming, and
c) cumbersome

We offer you a way of positioning the cursor by calling the kernal routine that sets the cursor position. Normally the cursor line is passed in the X-register and the column in the Y-register. You can also pass these parameters as (optional) parameters in the SYS command.

As you can probably gather from the kernal listing, the routine for setting the cursor position is found at address \$CC6A. Since we want to set the cursor position and not determine it, we can skip the carry-flag test at the start of the routine. We will use address \$CC6C as the entry point.

The syntax for positioning the cursor looks like this:

## BANK 15: SYS DEC("CC6C"),,<line>,<column>

The first line and the first column in the window is line zero, column zero. The two commas are required before the <line>.

As an example of how you can make use of this positioning routine, take a look at the following program:

```
10 REM *** DEMO PROGRAM FOR CURSOR POSITIONING ***
30 CL=40-40*(PEEK(DEC("D7")):REM 40 OR 80 COL?
40 PRINT CHR$(147);: REM CLEAR SCREEN
50 X=INT (RND (TI)*24): REM LINE
60 Y=INT (RND (TI)*CL) : REM COLUMN
70 BANK 15: SYS DEC("CC6C"),,X,Y
75 PRINT "X"
80 GET G$: IF G$="" THEN 50
```


### 7.6 The Z-80

As you already know, there is a Z-80A built into your C-128. Most Z-80 fans will be interested in finding out how to switch this processor on. Here's a quick answer. The currently-active processor can be selected in bit 0 of the mode configuration register. If this bit 0 is set, the $\mathrm{Z}-80$ is activated. A set bit means that the 8502 is working. If one switches to the Z-80 in this manner, the computer will never return from this mode.

In the C-128 there is a ROM containing 4 K of $\mathrm{Z}-80$ code. After power-up or RESET this Z-80 code is executed, meaning that the Z-80 is enabled. This ROM is located at \$D000, but is mirrored down to $\$ 0000$ for the Z-80. After a RESET, the Z-80 begins its work at address $\$ 0000$. This ROM cannot be read by software.

In section 7.6.1 the first part of this ROM disassembled. We will not present a complete listing. It should be noted that these 4 K bytes do not really have anything to do with CP/M itself, but only with booting CP/M.

After the configuration (\$3E) has been selected, a test is made to see if there is a cartridge (/GAME or /EXROM line set) in the expansion port. If this is the case, control is passed to this cartridge. First, the 64 mode is enabled and the 8502 is activated.

If there is no cartridge in the expansion port, the Commodore key is tested. If you hold down the Commodore key during power-up or RESET, the 64 mode is entered directly, without making a BOOT attempt and without having to enter GO 64. If the Commodore key is not pressed, the various memory areas are copied, in the common area at \$FFD0. It should be noted that the Z-80 as well as 8502 code is copied. After both routines are copied, control is passed to the (just-copied) routine at \$FFE0. In this routine the 8502 is enabled and control is again passed to our "normal" operating system. If the Z-80 is enabled by the programmer, processing continues here (at address \$FFEE). And it is precisely here that we find the interface. If you replaces the RST 8 with a JMP command, the Z-80 can be made to execute your own Z-80 program.

Let's go through a very simple example. We want to enable the Z-80 and change a memory location through Z-80 assembly language. This machine language program is to be located at address $\$ 3000$ :


We'll enter the Z-80 codes at address $\$ 3000$ with the monitor. Use the M command to do this.

M 3000
>03000: 3E 3F 3200 FF 3 E 1E 320022 C 3 E 0 FF
We must not forget to change the jump at \$FFEE or otherwise the (normal) RST 8 will be executed. A jump to our routine must be placed at address \$FFEE. We must insert the following three bytes at this address:

M FFEE
>FFEE: C3 0030
Now we must write a routine in 8502 code which enables the Z-80 and continues after the return from the Z-80 execution. The routine looks like this:

| SEI | ;Disable interrupts |
| :--- | :--- |
| LDA \#\$3E | ;Configuration byte |
| STA \$FF00 | iStore |
| LDA \#\$B0 | iEnable z-80 in the |
| STA \$D505 | ;Mode configuration register |
| NOP | iDelay (buffer) |
| BRK | iEnd, return to monitor |

Enter this routine with the assembler at address $\$ 2100$. Set the memory location $\$ 2200$ to zero with the monitor and start the whole routine with:

$$
\text { G } 2100
$$

The computer returns immediately to the monitor. Read memory location $\$ 2200$ and you will see that this address contains the value $\$ 1 \mathrm{E}$.

### 7.6.1 The Z-80-ROM

Here is the first section of the Z-80 ROM, with comments:
***************************************** RST 00 (cold start)

| 0000 : |  |  | LD | A, \$3E | Configuration byte(RAM,I/O) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0002: | 32 | 00 FF | LD | (\$FF00), A | In configuration register |
| 0005: | C3 | 3 B 00 | JP | \$003B | Remainder of cold start |

0008: 3177 3C LD SP,\$3C77
000B: 3E 3F LD A,\$3F
000D: C3 8C 01 JP $\$ 018 \mathrm{C}$ Remainder of RST 08
******************************************* RST 10

| 0010: | E1 |  | POP | HL | Return address from stack |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0011: | 6E |  | LD | L, (HL) | Low byte of the return address |
| 0012 : | C3 20 | 00 | JP | \$0020 | Jump to RST 20 routine |
| 0015: | 00 |  | NOP |  | Fill bytes |
| 0016: | 00 |  | NOP |  |  |
| 0017: | 00 |  | NOP |  |  |

******************************************* RST 18

| 0018: | E1 | POP HL | Return address from stack |
| :--- | :--- | :--- | :--- |
| 0019: | 6E | LD L, (HL) | Low byte of return address |
| 001A: | C3 2800 | JP $\$ 0028$ | Jump to RST 28 routine |
|  |  |  |  |
| 001D: | 00 | NOP | Fill bytes |
| 001E: | 00 | NOP |  |
| 001F: | 00 | NOP |  |

******************************************** RST 20

| 0020: | 3A $0 F$ FD | LD $A,(\$ F D 0 F)$ |
| :--- | :--- | :--- |
| 0023: | A7 | AND A |


| $0024:$ | 28 | 02 | JR |
| :--- | :--- | :--- | :--- |
| 0026: | $2 \mathrm{Z}, \$+4>\$ 0028$ |  |  |
| 0027: | 2 C | INC | L |
|  |  | INC | L |


| 0028: | 2601 | LD $H, \$ 01$ |
| :--- | :--- | :--- |
| 002A: | 7 E | LD A, (HL) |
| 002B: | 23 | INC HL |
| 002C: | 66 | LD H, (HL) |
| 002D: | 6 F | LD L, A |
| 002E: | E9 | JP (HL) |
|  |  |  |
| 002F: | 00 | NOP |

0030: 3035 JR NC, $\$+55>\$ 0067$

0032: 2F CPL
0033: 3132 2F LD SP,\$2F32

0036: 3835 JR C, \$+55 >\$006D

0038: C3 FD FD JP \$FDFD Continue RST 38 at \$FDFD
RST 0 Contn'd

| 003B: | 01 | 2F D0 | LD | BC, \$D02F | Register 47 of VIC Chip (keyboard) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 003E: | 11 | FC FF | LD | DE, \$FFFC | Write \$FF in the keyboard |
| 0041: | ED | 51 | OUT | (C), D | No extension keys |
| 0043: | 03 |  | INC | BC | Register 48=clock register |
| 0044: | ED | 59 | OUT | (C) , E | Set to \$FC -> 1 MHz mode |
| 0046: | 01 | 05 D5 | LD | BC, \$D505 | Mode config. register |
| 0049: | 3E | B0 | LD | A, \$B0 | Test /EXROM and /GAME |
| 004B: | ED | 79 | OUT | (C) , A | Enable 128 mode |
| 004D: | ED | 78 | IN | A, (C) | Mode config. register |
| 004F: | 2 F |  | CPL |  | Read again and negate |
| 0050: | E6 | 30 | AND | \$30 | /EXROM or /GAME set? |
| 0052: | 28 | 05 | JR | z, \$+7 >\$ | 59 No, then no cartridge |


|  |  | ************ | * Enable 64 mode and pass |
| :---: | :---: | :---: | :---: |
|  |  |  | Control to the cartridge |
| 0054: | 3E F1 | LD A, \$F1 | Enable 8502 and select the |
| 0056: | ED 79 | OUT (C), A | 64 mode |
| 0058: | C7 | RST \$00 | And execute cold start |
| 0059: | 01 OF DC | LD BC, \$DC0F | Select CRB reg. in CIA1 |
| 005C: | 3E 08 | LD A, \$08 | And then stop |
| 005E: | ED 79 | OUT (C), A | Timer B as well as |
| 0060: | OD | DEC C | Timer A of |
| 0061: | ED 79 | OUT (C), A | CIA 1 |
| 0063: | OE 03 | LD C, \$03 | DDRB--data direction reg. |
| 0065 : | AF | XOR A | For port B: Set all bits |
| 0066: | ED 79 | OUT (C), A | to Input |
| 0068: | OD | DEC C | Pointer to DDRA and |
| 0069: | 3D | DEC A | Put all bits to |
| 006A: | ED 79 | OUT (C), A | Output. |
| 006C: | OD | DEC C | Decrementing BC causes it |
| 006 D : | OD | DEC C | to Point to port |
| 006E: | 3E 7F | LD $\mathrm{A}, \mathrm{\$ 7F}$ | Write \$7F to port A (See |
| 0070: | ED 79 | OU (C), A | also Keyboard matrix) |
| 0072: | 03 | INC BC | Pointer to port B (input) |
| 0073: | ED 78 | IN $\mathrm{A}, \mathrm{(C)}$ | And read |
| 0075: | E6 20 | AND \$20 | Mask out Commodore key |
| 0077: | 0105 D5 | LD BC, \$D505 | Pointer for mode config reg |
| 007A: | 28 D8 | JR z,\$-38 >\$00 | 054 Key pressed> 64 mode |
| 007C: | $21 \mathrm{B4} 0 \mathrm{OF}$ | LD HL, \$0FB4 | Load the MMU reg. with the |
| 007F: | 01 0A D5 | LD BC, \$D50A | Values at |
| 0082: | 16 OB | D D, \$0B | \$0FAA |
| 0084: | 7 E | LD A, (HL) | Note that the |
| 0085: | ED 79 | OUT (C), A | 11 MMU registers |
| 0087: | 2B | DEC HL | Are loaded with the values |
| 0088: | OD | DEC | At \$0FB4 downwards! |
| 0089: | 15 | DEC |  |
| 008A: | 20 F 8 | JR NZ, \$-6 >\$0 | 084 End of the loop |
| 008C: | 21 1A OD | LD HL, \$0D1A | Copy the area from \$0D1A |
| 008F: | 110011 | LD DE,\$1100 | To \$1100 |
| 0092: | 010800 | LD BC, \$0008 | Copy eight bytes |
| 0095: | ED B0 | LDIR | (8502 code!) |
| 0097: | 21 E 50 E | LD HL, \$0EE5 | Also copy the area |
| 09A | 11 DO FF | DE, \$FFD0 | From \$0EE5 to the commo |



The following section is copied to $\$$ FFD 0 at the start and contains 8502 code to switch over to the Z-80 mode:


The jump at address \$0EF1 is changed or replaced by a RETURN in most cases.

The following section--again in Z-80 mnemonics--is also copied to $\$$ FFE 0 . The RST 0 routine jumps to this address when it is done. Then the computer is again in the 8502 mode. If the Z-80 is re-enabled, the Z-80 continues at precisely the same location (NOP).
***************************** This area is copied to \$FFE

0EF5: F3 DI Disable interrupts
0EF6: 3E 3E LDA \#\$3E Configuration index
0EF8: 3200 FF
0EFB: 0105 D5
OEFE: 3E B1
0F00: ED 79
0F02: 00
0F03: CF

STA \$FF00 Into configuration register
LD BC, \$D505 Mode configuration register
LD A, \$B1 Enable 8502
OUT (C), A Into mode config. register
NOP Delay
RST \$08 Continuation

The address $\$ 0 \mathrm{~F} 03$ is found at address $\$$ FFEE after the copy. If you want to run your own Z-80 program, you must define a jump to your routine at this point. In our example, our Z-80 program is located at address $\$ 3000$. We must then branch to this routine at address \$FFEE:

## FFEE: C3 0030 JMP $\$ 3000$ branch to routine

To enable the Z-80 in 8502 assembly language, you should call the routine at address \$FFD0. To enable the 8502 in Z-80 assembly language, you should call the routine at \$FFE0 to enable the 8502 when the $\mathrm{Z}-80$ is running.

### 7.7 Boot Sector and Boot Routine

Those of you who have worked with an IBM PC are well aware of the advantage of a boot sector. The first thing to clarify is what a "boot" has to do with a modern computer like the C-128. The answer is not a difficult one. As an article of clothing, the boot is the "lowest part" of a person. It has the actual contact to the ground on which we walk and stand. The boot sector of a computer is similar. It is also the lowest part of a program, the connection between the computer program and the machine.

When you turn your C-128 on, you will notice that the disk drive (assuming you have one) makes some noises and then is quiet. Even when you have inserted a disk, the disk drive always runs before the computer responds.

The reason for this action is that the computer tries to load this so-called "boot sector". This sector can be used to load a program as soon as the computer is turned on, without the user having to press a single key. The boot sector can also be a program of its own, which is then started automatically. This sector has many uses, but in order to make full use of it, it is important to be familiar with the internal structure of the sector and the action of the boot routine.

Since the boot routine is controlled by the operating system and cannot search the entire diskette for such a sector, there is only one pre-determined place on the diskette that can be used as a boot sector. This is:

Side 1 , track 01 , sector 00

But be careful since this sector is also physically the first data block on a diskette, it's possible that this space is already used by other files. Before you install a boot sector on a diskette, you should always check to see if this sector is already occupied.

In order to be able to understand the makeup of the boot sector, you should become familiar with the operation of the boot routine. This kernal routine performs the following steps:

1) A block-read command to track 1 , sector 0 is constructed in the DOS buffer of the expanded zero page.
2) The command is executed and the block read (provided a formatted disk is in the drive) is loaded into the cassette buffer.
3) The first three bytes of the block are checked to see if they contain the required identification code for a boot sector. This identification code is CBM. If this code is not present, the boot routine is stopped.
4) The four bytes following the CBM code are loaded into four zero-page pointers. Generally these 4 bytes are set to the value $\$ 00$. The first two bytes can contain a starting address, which has nothing to do with the address at which the program is to be loaded. The third byte is the corresponding configuration index of the start address. But all of the first three entries are ignored if the fourth byte contains the value $\$ 00$. It contains the number of blocks, in addition to the boot sector, that are to be loaded from the disk.
5) Independent from whether the block counter in the boot block is set or not, the bytes following these four address and control bytes are read and displayed on the screen via the BSOUT routine. Here the screen can be cleared or an appropriate boot-up message can be displayed. This character output continues until the computer comes across a byte with the value $\$ 00$.
6) Now the control bytes read in step 4 have a meaning. If the block counter is set to zero, this routine is skipped. If this is not the case a new command string is formed in the DOS buffer which instructs the drive to load another boot block from the diskette. The determination of this boot block is quite simple. The sector number is incremented by 1. If the sector number is greater than 20 (there is a maximum of only 21 sectors per track, numbered $0-20$ ), the track number is incremented by 1 and the sector number is reset to 0 . A block-read command to read
this block is executed, whereby the block read is stored at the address and configuration created by the first three bytes. The memory address of the following boot blocks is incremented and the block counter is decremented by 1 . This is done until the block counter is counted down to zero.
7) The boot routine then returns to the code following the text constants (if present) in the original boot sector in the cassette buffer. A filename, as indicated in the disk directory, may reside here. Except the fact that the characters of the filename are not displayed on the screen, all of the bytes here are read until the boot routine encounters the $\$ 00$ terminating code. The length of the filename is recorded in a counter.
8) Now we come to another option. If the length of the filename in the counter is a value other than zero, the characters " $0: 1$ are prefixed to the filename. Then the filename counter is incremented by 2, and a branch is made to the kernal LOAD routine in order to read this program into memory. If this happens, or if the length of the filename is zero, the boot routine goes back to behind the code $\$ 00$ indicating the end of the filename.
9) The bytes following the filename are interpreted as a machine language program and the boot routine passes control to this program. From this point on, the programmer is responsible for starting the program loaded, or for loading another program, or for branching to another of the boot blocks.

If you make note of the above steps when creating your own boot sectors, you will soon see that it is not difficult, provided you know what the operating system expects. Here again are the most important points and instructions:

Bytes $0,1,2: \quad$ CBM identification code
Bytes 3,4: Memory address for the following boot sectors
Byte 5: Configuration index for the following boot sectors
Byte 6: Block counter for the number of following boot sectors
Byte 7 to 1 st terminating code (\$00) : boot message
Name of the program to load, followed by the second terminator (\$00)
Your own machine language program entry
Address of the boot sector: Side 0, track 1, sector 0

## Chapter 8: The ROM Listing

The ROM listing is probably the most important tool for the real machine language programmer. For those of you who don't know what we mean by the term "ROM listing," it is simply this; the operating system is found in ROM. If this operating system is disassembled, the result is called a ROM listing.

The real art is not in reading the operating system and disassembling it, but in documenting it. The documentation should make it simpler for the reader to make use of the individual routines. You can find more information about the most important kernal routines in Chapter 7.

The entire operating system comprises a total of 44 Kbytes in the Commodore 128.28 K of this is for the BASIC and the other 16 K is for the kernal. This book documents the kernal. A complete documentation of the whole 44 K would far exceed the capacity of a single book.

The kernal contains the most important elementary routines which the computer needs to display characters on the screen, decode the keyboard, control the cassette recorder, etc.

Below are some of the abbrevations used in the the ROM listings.

| pntr. | pointer | disp. | display |
| :--- | :--- | :--- | :--- |
| krnl. | kernal | addr. | address |
| w/ | with | f/ | from |
| clr | clear | dev. | device |
| acc. | accumulator | sys. | system |
| char. | character | subt. | subtract |
| inc. | increment | dec. | decimal |
| decr. | decrement | Z-P | zero page |
| y-reg. | y-register | x-reg. | x-register |
| rout. | routine | $\#$ | number |
| prgm | program | ctrl. | control |
| cmd. | command | max. | maximum |
| crsr. | cursor | bnk. | bank |

### 8.1 ROM Listings startse $\#$ FB $\varnothing \varnothing \varnothing$

| B000: | 4C | 21 B0 | JMP | \$B021 |
| :---: | :---: | :---: | :---: | :---: |
| B003: |  | 09 B0 | JMP | \$B009 |
| B006: |  | B2 B0 | JMP | \$B0B2 |
| B009 : |  | 7D FF | JSR | \$FF7D |

BOOC: OD $42 \quad 5245414 B \quad 0700$

| B014: | 68 |  | PLA |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B015: | 85 | 02 | STA |  | \$02 |
| B017: | A2 | 05 | LDX |  | \$05 |
| B019 : | 68 |  | PLA |  |  |
| B01A: | 95 | 03 | STA |  | \$03, x |
| B01C: | CA |  | DEX |  |  |
| B01D: |  | FA | BPL |  | B019 |
| B01F: |  | 25 | BMI |  | 3046 |


| B021: | A9 | 00 |  | LDA |  | \$00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B023: | 8D | 00 | FF | STA |  | FF00 |
| B026: | 85 | 06 |  | STA | * | \$06 |
| B028: | 85 | 07 |  | STA | * | \$07 |
| B02C: | 85 | 05 |  | STA | * | \$05 |
| B02E: | A9 | 00 |  | LDA | \# | \$00 |
| B030: | A0 | B0 |  | LDY | \# | \$B0 |
| B032 : | 85 | 04 |  | STA | * | \$04 |
| B034: | 84 | 03 |  | STY | * | \$03 |
| B036: | A9 | OF |  | LDA | \# | \$0F |
| B038 : | 85 | 02 |  | STA | * | \$02 |
| B03A : | 20 | 7D | FF | JSR |  | F7 |

Monitor entry vectors
Regular monitor entry Monitor BREAK entry
Exmon monitor entry Kernal PRINT: string output

Initial monitor message produced by BREAK entry

> <C/R> BREAK <Bell>

Monitor initalization after BREAK entry
Place BANK no. on stack in appropriate zero-page byte Get the contents of x-reg, y-reg, accumulator, processor status \& program counter from stack \& put in corresponding zero-page bytes.
Jump to general initialization
Initialization for regular entry
Load configuraton register with $\$ 00$ and enable all system ROMs Clear zero-page memory for acc. Clear Z-P memory for x-reg Clr memory for processor status Load Acc.- lo-addr for monitor Load Y-reg with hi-addr monitor Acc in memory: prgm counter 10 Y-reg in memory: prgm entr hi Set Z-P memory for BANK\# at \$0F-Kinl+BASIC,RAM 0, I/O Kernal PRINT: string output

|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| ****************************** |  |  |  |  |  |
| B046: | D8 |  | CLD |  |  |
| B047: | BA |  | TSX |  |  |
| B048: | 86 | 09 | STX | * |  |
| B04A: | A9 | C0 | LDA |  | \$CO |
| B04C: | 20 | 90 FF | JSR |  | F90 |
| B04F: | 58 |  | CLI |  |  |

 B050: 20 7D FF JSR \$FF7D

B053: OD $202020 \quad 20 \quad 50 \quad 4320$

$$
\text { B05B: } 205352 \quad 204143 \quad 2058
$$

$$
\text { B063: } \quad 52 \quad 20 \quad 59 \quad 52 \quad 20 \quad 53 \quad 50 \quad 0 \mathrm{D}
$$

$$
\text { B06B: 3B } 20 \text { 1B } 5100
$$

******************************

| B070: | A5 | 02 |  | LDA | * \$02 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B072: | 20 | D2 | B8 | JSR | \$B8D2 |
| B075: | 8A |  |  | TXA |  |
| B076: | 20 | D2 | FF | JSR | \$FFD2 |
| B079: | A5 | 03 |  | LDA | * \$03 |
| B07B: | 20 | C2 | B8 | JSR | \$B8C2 |
| B07E: | A0 | 02 |  | LDY | \# \$02 |
| B080: | B9 | 02 | 00 | LDA | \$0002,Y |
| B083: | 20 | A5 | B8 | JSR | \$B8A5 |
| B086: | C8 |  |  | INY |  |

Text constants for initial monitor message

## <C/R> MONITOR

General monitor initalization
Reset decimal mode Store stack pntr in X-reg and in memory for stack pointer Sys/control messages enabled Kernal SETMSG:Sys/ctrl-messages All system interrupts enabled

Monitor command: R (Register contents) Kernal PRINT: output string

Text constants for processor memory

## C/R PC SR AC XR YR SP C/R

; <Esc-Q>
Output contents of registers, st stacks, \& prgm entr status

Get current BANK \# in acc.
Acc. $=2$-byte ASCII: hi=A,lo=X
ASCII for lower nibble in Accu Kernal BSOUT: output a char Z-P memory for PC hi in accu Acc in 2-byte ASCII and output Displ. points to ZP byte - PC Lo PC Lo, P, A, X, Y, S in Accu Acc output as 2-byte ASCII + <BLANK $>$ Increment displ.

| B087 : |  | 08 | CPY | \# \$08 | Bytes \$04-\$09 already output? |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B089: | 90 | F5 | BCC | \$B080 | no, then read next byte |
| B08B: | 20 | B4 B8 | JSR | \$B8B4 | Linefeed + clear rest of line |
| B08E: | A2 | 00 | LDX | \# \$00 | Displacement pntr, input buffer |
| B090: | 86 | 7A | STX | * \$7A | reset to 0 |
| B092: | 20 | CF FF | JSR | \$FFCF | Kernal BASIN: read out char |
| B095: | 9D | 0002 | STA | \$0200, X | \& put in monitor input buffer |
| B098: | E8 |  | INX |  | Displ. increment to input buffer |
| B099: | E0 | A1 | CPX | \# \$A1 | Have 160 chars been printed? |
| B09B: | B0 | 1 F | BCS | \$B0BC | yes, then output error message |
| B09D: | C9 | OD | CMP | \# \$0D | <RETURN> entered? |
| B09F: | D0 | F1 | BNE | \$B092 | no, then wait for next character |
| B0A1: | A9 | 00 | LDA | \# \$00 | When <RETURN> entered, mark |
| B0A3: | 9D | FF 01 | STA | \$01FF, X | command-string end with \$00. |
| B0A6: | 20 | E9 B8 | JSR | \$B8E9 | Test input buffer for cmd end, |
| B0A9 : | F0 | E0 | BEQ | \$B08B | If <:>,<? ${ }^{\text {c }}$, cmd end, wait input. |
| B0AB: | C9 | 20 | CMP | \# \$20 | Was character a <SPACE $>$ ? |
| B0AD : | F0 | F7 | BEQ | \$B0A6 | Read next character. |
| B0AF: | 6 C | 2E 03 | JMP | (\$032E) | Vector to MONITOR routine |
| B0B2 : | A2 | 15 | LDX | \# \$15 | Number of keywords in X-reg |
| B0B4 : | DD | E6 B0 | CMP | \$B0E6, X | compared with keyword table. |
| B0B7: | F0 | 0C | BEQ | \$B0C5 | If found, go to keyword table |
| B0B9 : | CA |  | DEX |  | pointer -- decrement by 1 , until |
| B0BA: | 10 | F8 | BPL | \$B0B4 | entire table is searched |
| B0BC: | 20 | 7D FF | JSR | \$FF7D | Kernal PRINT: output |
| ****************************** |  |  |  |  | ? constant for monitor error messages |
| B0BF : |  | 3F 00 |  |  | <Crsr Right> ? |
| ****************************** |  |  |  |  | Return to input wait loop |
| B0C2 : | 4 C | 8B B0 | JMP | \$B08B | jump to input wait loop |
| ****************************** |  |  |  |  | Establish monitor command addresses |
| B0C5 : | E0 | 13 | CPX | \# \$13 | Is keyword $<\mathrm{L}\rangle,<\mathrm{S}\rangle,<\mathrm{V}\rangle$ ? |
| B0C7: | B0 | 12 | BCS | \$B0DB | yes, then perform task |
| B0C9: | E0 | OF | CPX | \# \$0F | Is keyword a conversion char? |


| B0CB : | B0 | 13 | BCS | \$B0E0 | (\$,+,\&,\%) YES--then do task. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B0CD : | 8A |  | TXA |  | Keyword number to accu and |
| B0CE : | OA |  | ASL | A | multiplied by 2 |
| B0CF : | AA |  | TAX |  | This value as offset in X-reg |
| B0D0 : | BD | FD B0 | LDA | \$B0FD, X | Monitor routine (hi) addr. got |
| B0D3: | 48 |  | PHA |  | \& treated as quasi-RTS on stack. |
| B0D4: | BD | FC B0 | LDA | \$B0FC, X | Monitor routine (hi) addr. got |
| B0D7: | 48 |  | PHA |  | \& treated as quasi RTS on stack. |
| B0D8 : | 4C | A7 B7 | JMP | \$B7A7 | Command parameter utilization. |

BODB: 8593 STA * \$93
BODD: 4C 37 B3 JMP \$B337
B0E0: 4C B1 B9 JMP \$B9B1

BOE3: 6C OO OA JMP (\$0A00)



| B0FC: | 05 B4 | (\$B406) |
| :---: | :---: | :---: |
| B0FE: | 30 B2 | (\$B231) |
| B100: | 98 B5 | (\$B599) |
| B102: | DA B3 | (\$B3DB) |
| B104: | D5 B1 | (\$B1D6) |
| B106: | CD B2 | (\$B2CE) |
| B108: | DE B1 | (\$B1DF) |
| B10A: | 51 B1 | (\$B152) |
| B10C: | 4F B0 | (\$B050) |
| B10E: | 33 B 2 | (\$B234) |
| B110: | E2 B0 | (\$B0E3) |


| B112: | 8F BA | (\$BA90) |
| :---: | :---: | :---: |
| B114: | $05 \mathrm{B4}$ | (\$B406) |
| B116: | AA B1 | (\$B1AB) |
| B118: | 93 B1 | (\$B194) |


| B11A: | 8 E | B 2 | 0 A | STX |
| :--- | :--- | :--- | :--- | :--- | \$0AB2



| B12A: | 8E | B2 | 0 A | STX | \$0AB2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B12D: | A2 | 66 |  | LDX | \# \$66 |
| B12F : | 8E | B9 | 02 | STX | \$02B9 |
| B132: | A6 | 68 |  | LDX | * \$68 |
| B134: | 78 |  |  | SEI |  |
| B135: | 20 | 77 | FF | JSR | \$FF77 |
| B138: | 58 |  |  | CLI |  |
| B139: | AE | B2 | OA | LDX | \$0AB2 |
| B13C: | 60 |  |  | RTS |  |

B13D: 8E B2 0A STX \$0AB2
@ = Disc Command
. = Assemble
> = Modify Memory
; = Modify Register
LDA routine for acc from any bank FETVEC=bank byte of the OP3 operand

X-reg temporary storage
Bank no. taken from OP3
FETVEC addr. for indfet in A All system interrupts disabled Kernal INDFET:LDA(fetvec), Y any bank
All system interrupts enabled X-reg loaded with saved value Return from subroutine

STA routine places acc contents in any bank.
STAVEC=OP3 bank byte
X-reg temporary storage Load STAVEC (lo addr) into X-reg and put Indsta routine in STAVEC
Get bank \# from 'from' OP3
All system interrupts disabled Kernal INDSTA:STA(stavec), Y bank
All system interrupts enabled X -Reg loaded with stored value Return from subprogram

CMP routine--acc contents w/ specified bank.
CMPVEC=OP3 bank byte
X-reg temp. storage

| B140: | A2 66 |  | LDX | \# $\$ 66$ |
| :--- | :--- | :--- | :--- | :--- |
| B142: | 8 E C8 02 | STX | \$02C8 |  |
| B145: | A6 68 |  | LDX | $* \$ 68$ |
| B147: | 78 |  | SEI |  |
| B148: | 20 | $7 A$ | FF | JSR |

******************************

| B152: | B0 08 | BCS | \$B15C |
| :---: | :---: | :---: | :---: |
| B154: | 2001 B9 | JSR | \$B901 |
| B157: | 20 A7 B7 | JSR | \$B7A7 |
| B15A: | 9006 | BCC | \$B162 |
| B15C: | A9 0B | LDA | \# \$0B |
| B15E: | 8560 | STA | * \$60 |
| B160: | D0 15 | BNE | \$B177 |
| B162: | 20 OE B9 | JSR | \$B90E |
| B165: | 90 2A | BCC | \$B191 |
| B167: | A2 03 | LDX | \# \$03 |
| B169: | 24 D7 | BIT | * \$D7 |
| B16B: | 1001 | BPL | \$B16E |
| B16D: | E8 | INX |  |
| B16E: | 4662 | LSR | * \$62 |
| B170: | 6661 | ROR | \# \$61 |
| B172: | 6660 | ROR | \# \$60 |
| B174: | CA | DEX |  |
| B175: | D0 F7 | BNE | \$B16E |
| B177: | 20 E 1 FF | JSR | \$FFE1 |
| B17A: | F0 12 | BEQ | \$B18E |
| B17C: | 20 E8 B1 | JSR | \$B1E8 |
| B17F: | A9 08 | LDA | \# \$08 |
| B181: | 24 D7 | BIT | * \$D7 |
| B183: | 1001 | BPL | \$B186 |
| B185: | OA | ASL | A |

Load CMPVEC addr in Y-reg \& CMPVEC mem for Indcmp Get bank \# 'from' OP3
All system interrupts disabled Kernal INDCMP: CMP(CMPVEC), Y bank All system interrupts enabled Secure result of CMP X-Reg loaded w/ secured value Set back comparison result Return from subprogram

Monitor command: M (Memory display)

No parameter, then set default
Copy contents of OP1 into OP3
Get 'to' in OP1
Convey from-to step number Load OP1 (lo) with default load step count 12
Goto exec. of memory display
Difference: OP1-OP3 in OP1
If 'from'>'to' then ERROR
Step \# divided by 2 three times
Check for 40/80-col. mode
40-col, to step division
80-col, to step number
Div. of OP1 (3-byte operand)
by 2 , for memory display values of 8 or 16 .
Division \# for step \#-1
OP1 divided by $8 / 16$
Kernal STOP: test for STOP key
STOP pressed, go EXIT routine
Display a line of memory + constant from 'from' operand
Check for 40/80-col. mode $40-\mathrm{col}$, add constant of 8 OK $80-\mathrm{col}$, add constant $* 2(=16)$

| B186: | 20 | 52 | B9 | JSR | \$B952 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B189: | 20 | 22 | B9 | JSR | \$ B 922 |
| B18C: | B0 | E9 |  | BCS | \$B177 |
| B18E: | 4C | 8B | B0 | JMP | \$B08B |
| B191: | 4C | BC | B0 | JMP | \$B0BC |
| ****************************** |  |  |  |  |  |
| B194: | 20 | 74 | B9 | JSR | \$B974 |
| B197: | A0 | 00 |  | LDY | \# \$00 |
| B199: | 20 | A7 | B7 | JSR | \$B7A7 |
| B19C: | B0 | OA |  | BCS | \$B1A8 |
| B19E: | A5 | 60 |  | LDA | * \$60 |
| B1A0: | 99 | 05 | 00 | STA | \$0005, Y |
| B1A3: | C8 |  |  | INY |  |
| B1A4: | C0 | 05 |  | CPY | \# \$05 |
| B1A6: | 90 | F1 |  | BCC | \$B199 |
| B1A8: | 4C | 8B | B0 | JMP | \$B08B |


| B1AB: | B0 | 1C | BCS | \$B1C9 |
| :---: | :---: | :---: | :---: | :---: |
| B1AD: | 20 | 01 B9 | JSR | \$B901 |
| B1B0: | A0 | 00 | LDY | \# \$00 |
| B1B2: | 20 | A7 B7 | JSR | \$B7A7 |
| B1B5: | B0 | 12 | BCS | \$B1C9 |
| B1B7: | A5 | 60 | LDA | * \$60 |
| B1B9: | 20 | 2A B1 | JSR | \$B12A |
| B1BC: | C8 |  | INY |  |
| B1BD : | 24 | D7 | BIT | * \$D7 |
| B1BF: | 10 | 04 | BPL | \$B1C5 |
| B1C1: | C0 | 10 | CPY | \# \$10 |
| B1C3: | 90 | ED | BCC | \$B1B2 |
| B1C5: | C0 | 08 | CPY | \# \$08 |
| B1C7: | 90 | E9 | BCC | \$B1B2 |
| B1C9: | 20 | 7D FF | JSR | \$FF7D |

Addition: Acc contents + OP3
Subtraction: OP1 - constant <1>
Loop, 'til OP1 < 0
Jump to input wait loop
$<$ ? $>$ Output and go to input wait
loop
Monitor command: ;
(Modify reg)
$\mathrm{C}=0-\mathrm{OP} 1$ in ZP bank/PCHi/PCLo Set displacement for zero page Get OP1's modifier
Carry set=identifier for exit rout.
Get lo-add from OP1 as modifer Modify status;B,A,X,Y stat. ptr.
Display Z-P CPU memory +1
All CPU memory changed?
no, then jump to next routine
Jump to input wait loop
Monitor command: $>$ (Modify mem)

No parameter, then no change Copy contents of OP1 into OP3
Set modify display ptr. to 0
Get modify value in OP1
No other value=print line Get value from OP1 (low) STA routine in any bank Display pntr for modify byte +1 Test for 40/80-col. mode Max. param reading of 40 chars. 16 chars. read/changed? no, goto next parameter 8 chars read/changed?
no, get next parameter Kernal PRINT: output string


| B1D6: | 20 | 74 B9 | JSR | \$B974 |
| :---: | :---: | :---: | :---: | :---: |
| B1D9: | A6 | 09 | LDX | * \$09 |
| B1DB: | 9A |  | TXS |  |
| B1DC: | 4C | 71 FF | JMP | \$FF71 |

*******************************

| B1DF: | 20 | 74 | B9 | JSR | $\$ B 974$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| B1E2: | 20 | $6 E$ | $F F$ | JSR | $\$ F F 6 E$ |
| B1E5: | $4 C$ | $8 B$ | $B 0$ | JMP | $\$ B 08 B$ |



| B1E8: | 20 | B4 B8 | JSR | \$B8B4 |
| :--- | :--- | :--- | :--- | :--- |
| B1EB: | A9 | $3 E$ | LDA | $\# \$ 3 E$ |
| B1ED: | 20 | D2 FF | JSR | \$FFD2 |
| B1F0: | 20 | 92 | B8 | JSR |
| B1F3: | A0 | 00 |  | LDY |
| B1F5: | F0 000 |  |  |  |
| B1F7: | 20 | A8 B8 | JEQ | JB1FA |
| B1FA: | 20 | $1 A$ | B1 | JSR |
| B1FD: | 20 | C2 B11A |  |  |
| B200: | C8 |  | JSR | \$B8C2 |
| B201: | C0 08 | INY |  |  |
| CPY | \# \$08 |  |  |  |

Clear insert, RVS, quote modes <Esc- O> <Crsr Up>

Display changed memory line
Outputs:<8/16 hex values, $8 / 16$ ASCII
Jump to input wait loop
Monitor command : G (Go to)
$\mathrm{C}=0$ OP1 in zeropage bank/PCHi/PCLo
Load X w/ Z-P byte for stack ptr Modify stack ptr. w/ X-reg. Krnl JMPFAR: JMP to any bank

Monitor command : J (Jump to)
$\mathrm{C}=0$ OP1 in zero page bank/PCHi/PCLo Kernal JSRFAR:JSR Jump to input wait loop

Display '<',8/16 hex values \& 8/16 ASCII characters for memory display

Line feed + clear rest of line Load acc with ' $<$ ' char. Kernal BSOUT: output one char Output OP3 in 5-byte ASCII Loop \# set to 0 1 hex value skip space Output <SPACE> <CR> <Crsr-up>.LDA from any bank A displayed as 2-byte ASCII Loop+displacement \#+1 8 hex values printed?

| B203: | 24 | D7 | BIT | * \$D7 |
| :---: | :---: | :---: | :---: | :---: |
| B205: | 10 | 02 | BPL | \$B209 |
| B207 : | C0 | 10 | CPY | \# \$10 |
| B209: | 90 | EC | BCC | \$B1F7 |
| B20B: | 20 | 7D FF | JSR | \$FF7D |
| ****************************** |  |  |  |  |
| B20E: 3A 1200 |  |  |  |  |


| B211: | A0 | 00 | LDY | \# \$00 |
| :---: | :---: | :---: | :---: | :---: |
| B213: | 20 | 1A B1 | JSR | \$B11A |
| B216: | 48 |  | PHA |  |
| B217: | 29 | 7F | AND | \# \$7F |
| B219: | C9 | 20 | CMP | \# \$20 |
| B21B: | 68 |  | PLA |  |
| B21C: | B0 | 02 | BCS | \$B220 |
| B21E: | A9 | 2E | LDA | \# \$2E |
| B220: | 20 | D2 FF | JSR | \$FFD2 |
| B223: | C8 |  | INY |  |
| B224: | 24 | D7 | BIT | * \$D7 |
| B226: | 10 | 04 | BPL | \$B22C |
| B228 : | C0 | 10 | CPY | \# \$10 |
| B22A: | 90 | E7 | BCC | \$B213 |
| B22C: | C0 | 08 | CPY | \# \$08 |
| B22E: | 90 | E3 | BCC | \$B213 |
| B230 : | 60 |  | RTS |  |

******************************

B231: A9 00
B233: 2C


B234: A9 80
LDA \# \$80

Test for 40/80-col. screen
Output to 40-col. 16 hex values printed?
Get next hex value Kernal PRINT: output string

Constant: colon, RVS-on
: <Rvs On>
Output 8/16 bytes in ASCII
Loop and display counter to 0
LDA from any bank
Put char. on stack
Mask bit 7 (no RVS char.)
Check for ctrl char.
Get char. from stack again
Not ctrl char, then normal output
Load accumulator with <.>
Kernal BSOUT: outpt character
Loop \& displacement counter +1
Check for 40/80-col. screen
Continue display if 40 -col.
16 characters printed?(80-col)
no, output next char.
8 characters printed? (40-col)
no, print next char.
Return to subroutine
Monitor command : C (Compare)

## Set char. for COMPARE skip to \$B236

Monitor command : T (Transform)

Set TRANSFORM marker

| B236: | 85 | 93 | STA | * \$93 |
| :---: | :---: | :---: | :---: | :---: |
| B238: | A9 | 00 | LDA | \# \$00 |
| B23A: | 8D | B3 OA | STA | \$0AB3 |
| B23D : | 20 | 83 B9 | JSR | \$B983 |
| B240: | B0 | 05 | BCS | \$B247 |
| B242: | 20 | A7 B7 | JSR | \$B7A7 |
| B245: | 90 | 03 | BCC | \$B24A |
| B247: | 4 C | BC B0 | JMP | \$B0BC |
| B24A: | 24 | 93 | BIT | * \$93 |
| B24C: | 10 | 2C | BPL | \$B27A |
| B24E: | 38 |  | SEC |  |
| B24F: | A5 | 66 | LDA | * \$66 |
| B251: | E5 | 60 | SBC | * \$60 |
| B253: | A5 | 67 | LDA | * \$67 |
| B255: | E5 | 61 | SBC | * \$61 |
| B257 : | B0 | 21 | BCS | \$B27A |
| B259: | A5 | 63 | LDA | * \$63 |
| B25B : | 65 | 60 | ADC | * \$60 |
| B25D : | 85 | 60 | STA | * \$60 |
| B25F: | A5 | 64 | LDA | * \$64 |
| B261: | 65 | 61 | ADC | * \$61 |
| B263: | 85 | 61 | STA | * \$61 |
| B265: | A5 | 65 | LDA | * \$65 |
| B267 : | 65 | 62 | ADC | * \$62 |
| B269: | 85 | 62 | STA | * \$62 |
| B26B: | A2 | 02 | LDX | \# \$02 |
| B26D : | BD | B7 0A | LDA | \$0AB7, X |
| B270: | 95 | 66 | STA | * \$66,X |
| B272: | CA |  | DEX |  |
| B273: | 10 | F8 | BPL | \$B26D |
| B275: | A9 | 80 | LDA | \# \$80 |
| B277: | 8D | B3 0A | STA | \$0AB3 |
| B27A: | 20 | B4 B8 | JSR | \$B8B4 |
| B27D : | A0 | 00 | LDY | \# \$00 |
| B27F : | 20 | E1 FF | JSR | \$FFE1 |
| B282 : | F0 | 47 | BEQ | \$B2CB |
| B284: | 20 | 1A B1 | JSR | \$B11A |
| B287: | A2 | 60 | LDX | \# \$60 |
| B289: | 8 E | B9 02 | STX | \$02B9 |
| B28C: | 8E | C8 02 | STX | \$02C8 |

and put into cmd byte memory
Direction ptr for C/T cmd to \$00
(=forward) set (\$80=backward)
Get 'til' \& step ent in OPH,OP2
Carry set= error marker found
Get 'to'/'with' (in OP1)
'To'/'with' operand is OK <?> displayed go input wait loop
Was it transferred (-) or compared (+) in CMP routine?
Set carry for subtraction
Test whether contents of both bytes (addr lo), (addr hi) are larger than operand OP3, or the address bytes of OP1.
'To'<'from'=direction OK
Add the contents of the 3-byte operand OP2 in locations
\$65-\$64-\$63 to the contents of the 3-byte operand OP1
in locations \$62-\$61-\$60.
Put any addition overflow results in OP1.
Store addition result in OP1
Copy the contents of the 3-byte help operands in memory locations \$0AB9-\$0AB8-\$0AB7 into the operand OP3 (\$68-\$67-\$66) When 'til' is greater than 'from' set direction marker to backward <CR> \& clear rest of line Set displacement ptr. to 0 Kernal STOP: check STOP key. If STOPkey goto Exit routine. LDA from any bank \$60 is lo-addr. 'with' 'til'-OP1 Set STAVEC at this addr. Set CMPVEC at this addr.

| B28F: | A6 | 62 | LDX | * \$62 |
| :---: | :---: | :---: | :---: | :---: |
| B291: | 78 |  | SEI |  |
| B292: | 24 | 93 | BIT | * \$93 |
| B294: | 10 | 03 | BPL | \$B299 |
| B296: | 20 | 77 FF | JSR | \$FF77 |
| B299: | A6 | 62 | LDX | * \$62 |
| B29B: | 20 | 7A FF | JSR | \$FF7A |
| B29E: | 58 |  | CLI |  |
| B29F: | F0 | 09 | BEQ | \$B2AA |
| B2A1: | 20 | 92 B8 | JSR | \$B892 |
| B2A4: | 20 | A8 B8 | JSR | \$B8A8 |
| B2A7 : | 20 | A8 B8 | JSR | \$B8A8 |
| B2AA : | 2 C | B3 0A | BIT | \$0AB3 |
| B2AD : | 30 | OB | BMI | \$B2BA |
| B2AF : | E6 | 60 | INC | * \$60 |
| B2B1: | D0 | 10 | BNE | \$B2C3 |
| B2B3: | E6 | 61 | INC | * \$61 |
| B2B5 : | D0 | OC | BNE | \$B2C3 |
| B2B7 : | 4C | BC B0 | JMP | \$B0BC |
| B2BA : | 20 | 22 B9 | JSR | \$B922 |
| B2BD : | 20 | 60 B9 | JSR | \$B960 |
| B2C0 : | 4C | C6 B2 | JMP | \$B2C6 |

******************************

| B2C3: | 20 | 50 | B9 | JSR | $\$ B 950$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| B2C6: | 20 | $3 C$ | B9 | JSR | $\$ B 93 C$ |
| B2C9: | B0 | B4 |  | BCS | $\$ B 27 F$ |
| B2CB: | $4 C$ | $8 B$ | B0 | JMP | $\$ B 08 B$ |



| B2CE: | 20 | 83 | B9 | JSR | \$B983 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| B2D1: | B0 | 61 |  | BCS | $\$ B 334$ |
| B2D3: | A0 | 00 |  | LDY | $\# \$ 00$ |
| B2D5: | 20 | E9 | B8 | JSR | $\$ B 8 E 9$ |
| B2D8: | C9 | 27 |  | CMP | $\# \$ 27$ |
| B2DA: | D0 | 16 |  | BNE | $\$ B 2 F 2$ |

Load X-reg w/ bank byte 'til' All system interrupts disabled Was it transfer or comparison? Compare in appropriate routine Kernal INDSTA:
STA(STAVEC), Y any bank
Load X w/ bank byte 'with' Kernal INDCMP:
CMP(CMPVEC), Y any bank
All system interrupts enabled
'Equal' not given, and
OP3 output as 5-byte ASCII
$<$ SPACE $>,<$ C/R $>$,<crsr-up> output
Test for transfer direction
Send new return address
Fwd. transfer of 'til' address raised by 1 and monitored for overflow If hi-addr. overflow, then error <?> output - to input wait loop Subtraction: OP1 - constant $<1>$ Subtraction: OP3 - constant $<1>$ Jump to subtraction OP2 - <1>

Set step number \& 'from'
Addition: constant $<1>$ to OP3 Subtraction: OP2 - constant <1> Loop until all steps done Jump to input wait loop

Monitor command: H (Hunt)
Get 'til' step value in OP1 Carry set=identifier - found error Display hunt char in CMP buffer Read a char from input buffer Was character read a <.> ? no, don't look for string


Read a character to input buffer
Has command-end been found? yes, then output error <?>
Put char in CMP buffer
Displace CMP buffer +1
Test input buffer for cmd-end, <:>, <?>; if so, execute HUNT
32 in CMP buffer?
no, get next CMP value for hunt routine
Store displ. in CMP buffer
Put CMP operand in OP1 (like CHRGOT)
Transmit OP1 byte into
CMP buffer
Displace CMP buffer +1
Get more CMP values in OP1
NONE FOUND-execute HUNT
32 values in CMP buffer?
No, get next CMP value
Store ent of CMP buffer values
$<C R>\&$ clear rest of line
Display 1st char in CMP buffer
LDA from any bank
CMP w/ char from CMP buffer
Unequal--on to next step
Display next CMP buffer value
All individual comps run?
No, next step of comparison
Contents of OP3, 5-byte ASCII
<SPACE>, <CR>, <crsr-up>
<SPACE>, <CR>, <crsr-up>
Kernal STOP: check STOP key
If STOP, goto Exit routine.
Addition: constant $<1>$ to OP3
Subtraction: OP2 - constant <1>
Loop until all steps done
Jump to input wait loop
Output <?> -to input wait loop


| B337: | A0 | 01 | LDY | $\# \$ 01$ |
| :--- | :--- | :--- | :--- | :--- |
| B339: | 84 | BA | STY | $\star$ \$BA |
| B33B: | 84 | B9 | STY | $\star$ \$B9 |
| B33D: | 88 |  | DEY |  |
| B33E: | 84 | C6 | STY | $\star$ SC6 |
| B340: | 84 | B7 | STY | $\star \$ B 7$ |
| B342: | 84 | C7 | STY | $\star$ \$C7 |
| B344: | 84 | 90 | STY | $\star \$ 90$ |
| B346: | A9 | $0 A$ | LDA | $\# \$ 0 A$ |
| B348: | 85 | BC | STA | $\star \$ B C$ |
| B34A: | A9 | 80 | LDA | $\# \$ 80$ |
| B34C: | 85 | BB | STA | $\star \$ B B$ |
| B34E: | 20 | E9 B8 | JSR | $\$ B 8 E 9$ |
| B351: | F0 | 58 | BEQ | $\$ B 3 A B$ |
| B353: | C9 20 | CMP | $\# \$ 20$ |  |
| B355: | F0 | F7 | BEQ | \$B34E |
| B357: | C9 | 22 | CMP | $\# \$ 22$ |
| B359: | D0 | 15 | BNE | $\$ B 370$ |
| B35B: | A6 | $7 A$ | LDX | $\star \$ 7 A$ |


| B35D : | BD | 00 | 02 | LDA | \$0200, X |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B360: | F0 | 49 |  | BEQ | \$B3AB |
| B362: | E8 |  |  | INX |  |
| B363: | C9 | 22 |  | CMP | \# \$22 |
| B365: | F0 | 0 C |  | BEQ | \$B373 |
| B367: | 91 | BB |  | STA | (\$BB), Y |
| B369: | E6 | B7 |  | INC | * \$B7 |
| B36B: | C8 |  |  | INY |  |
| B36C: | C0 | 11 |  | CPY | \# \$11 |
| B36E: | 90 | ED |  | BCC | \$B35D |
| B370 : | 4C |  |  | JMP | \$B0BC |



| B373: 86 | $7 A$ | STX | $* \$ 7 A$ |
| :--- | :--- | :--- | :--- |
| B375: | 20 | E9 B8 | JSR |

Jumps to monitor commands:
L = Load, S = Save, V = Verify
Load Y-reg with \$01
Set device number ( $1=$ Datasette)
Set secondary address ( $1=$ write)
Y-reg counts down to $\$ 00$
Set BANK no. for LSV call
Length of filename set to 0
Set BANK for addr. of filename
Clear status byte ( $0=$ all OK )
Zero-page memory for hi addr. of filename loaded w/ \$0A
Zero-page memory for lo addr. of Filename w/ \$80 (= \$0A80)
Test input buffer;
If cmd-end; go to input loop
Was char. read a <SPACE>?
Yes, continue, read next char.
Was char. a <">?
No, error in command string
X-reg loaded w/ display from input buffer
Read 1st " in-buffer(=filename)
$\$ 00=$ End of command string
Input buffer pointer to next char.
Has 2nd <"> been found?
Yes, further evaluation
Filename placed at \$0A80
Counter for filename length +1
Filename memory pntr increment
Filename longer than 16 chars?
No, read next character
Display <?> \& go input wait loop
LSV parameter evaluation after 2nd <">

Input buffer pointer after 2nd " Check buffer cmd-end, <:><? >

| B378: |  | 31 |  | BEQ | \$B3AB |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B37A: | 20 | A7 | B7 | JSR | \$B7A7 |
| B37D : | B0 | 2C |  | BCS | \$B3AB |
| B37F: | A5 | 60 |  | LDA | * \$60 |
| B381: | 85 | BA |  | STA | * \$BA |
| B383: | 20 | A7 | B7 | JSR | \$B7A7 |
| B386: | B0 | 23 |  | BCS | \$B3AB |
| B388: | 20 | 01 | B9 | JSR | \$B901 |
| B38B: | 85 | C6 |  | STA | * \$C6 |
| B38D : | 20 | A7 | B7 | JSR | \$B7A7 |
| B390: | B0 | 3F |  | BCS | \$B3D1 |
| B392: | 20 | B4 | B8 | JSR | \$B8B4 |
| B395: | A6 | 60 |  | LDX | * \$60 |
| B397: | A4 | 61 |  | LDY | * \$61 |
| B399: | A5 | 93 |  | LDA | * \$93 |
| B39B: | C9 | 53 |  | CMP | \# \$53 |
| B39D: | D0 | D1 |  | BNE | \$B370 |
| B39F: | A9 | 00 |  | LDA | \# \$00 |
| B3A1: | 85 | B9 |  | STA | * \$B9 |
| B3A3: | A9 | 66 |  | LDA | \# \$66 |
| B3A5: | 20 | D8 | FF | JSR | \$FFD8 |
| B3A8 : | 4 C | 8B | B0 | JMP | \$B08B |


| B3AB: | A5 | 93 | LDA | * \$93 |
| :---: | :---: | :---: | :---: | :---: |
| B3AD: | C9 | 56 | CMP | \# \$56 |
| B3AF: | F0 | 06 | BEQ | \$B3B7 |
| B3B1: | C9 | 4C | CMP | \# \$4C |
| B3B3: | D0 | BB | BNE | \$B370 |
| B3B5: | A9 | 00 | LDA | \# \$00 |
| B3B7: | 20 | D5 FF | JSR | \$FFD5 |
| B3BA: | A5 | 90 | LDA | * \$90 |
| B3BC: | 29 | 10 | AND | \# \$10 |
| B3BE: | F0 | E8 | BEQ | \$B3A8 |
| B3C0: | A5 | 93 | LDA | * \$93 |
| B3C2 : | F0 | AC | BEQ | \$B370 |
| B3C4: | 20 | 7D FF | JSR | \$FF7D |

LV can run w/o parameters Get parameter from OP1 (dev \#)
No param, goto LV expression Get OP1 (lo)(dev address) and put in zero page Get OP1 parameters (start addr.) No param, goto LV expression Copy OP1 contents into OP3 Get bank\# in zeropage bank B LSV parameters (end addr.) No parameter, to LV expression Line feed \& clear rest of line OP1(low) is 'til' value for SAVE OP1(hi) is 'til' value for SAVE
Get command-/keyword
Was there an <S> for Save?
No=error, no 'til' for SAVE
Load acc with 0 , to zero page for secondary addr.
Bank \# 'from' operand (OP3)
Kernal SAVESP: Save data
Jump to input wait loop

## Execute valid LV commands

Get command-/keyword $<\mathrm{V}>$ for Verify ?
Accu <> 0, verify in LOADSP $<\mathrm{L}>$ for Load
no, then was it Save $<S>$ ?
$\mathrm{u}=0$ is load marker in LOADSP
Kernal LOADSP: Load data
Load system STATUS in acc
Mask bit for read error
No LV error -go input wait loop
Get char for command/keyword No cmd/keyword--then ERROR Kernal PRINT: output string

| ****************************** |  |  |  | Monitor constant for <ERROR> |
| :---: | :---: | :---: | :---: | :---: |
| B3C7: | 204552 | 24 F | 5200 | ERROR |
| ****************************** |  |  |  | Goto input wait loop after |
| B3CE : | 4 C 8B B0 | JMP | \$B08B | Jump to input wait loop |
| ****************************** |  |  |  | Extension of LV commands w/ device \& starting addrs. |
| B3D1: | A6 66 | LDX | * \$66 | lo-addr. (start addr. in X-reg) |
| B3D3 : | A4 67 | LDY | * \$67 | hi-addr.(start addr. in Y-reg) |
| B3D5 : | A9 00 | LDA | \# \$00 | Write sec. address \$00 = read |
| B3D7: | 85 B9 | STA | * \$B9 | in zero page mem. for sec. addr. |
| B3D9: | F0 D0 | BEQ | \$B3AB | to execute LV commands |
| ****************************** |  |  |  | Monitor command : F (Fill) |
| B3DB : | $2083 \mathrm{B9}$ | JSR | \$B983 | Get 'til' and stepsize in OPH,OP2 |
| B3DE: | B0 23 | BCS | \$B403 | Carry set=error output identifier |
| B3E0: | A5 68 | LDA | * \$68 | Get bank no. from 'from' (OP3) |
| B3E2 : | CD B9 0A | CMP | \$0AB9 | Cmp w/ bank \# of 'til' operand |
| B3E5: | D0 1C | BNE | \$B403 | Unequal =error output identifier |
| B3E7: | 20 A7 B7 | JSR | \$B7A7 | Get cmd parameter (fill value) |
| B3EA: | B0 17 | BCS | \$B403 | Carry set=error output identifier |
| B3EC: | A0 00 | LDY | \# \$00 | Set display for fill command, 0 |
| B3EE: | A5 60 | LDA | * \$60 | into OP1(lo) |
| B3F0: | 20 2A B1 | JSR | \$B12A | STA routine (accu in any bank) |
| B3F3: | 20 E 1 FF | JSR | \$FFE1 | Kernal STOP: check STOP key |
| B3F6: | F0 08 | BEQ | \$B400 | If pressed, then input wait loop |
| B3F8: | 2050 B9 | JSR | \$B950 | Addition: constant <1> to OP3 |
| B3FB: | 20 3C B9 | JSR | \$B93C | Subtraction: OP2 - constant <1> |
| B3FE: | B0 EE | BCS | \$B3EE | Kernal STOP:Test for STOP key |
| B400: | 4C 8B B0 | JMP | \$B08B | Jump to input wait loop |
| B403: | 4C BC B0 | JMP | \$B0BC | Display <? ${ }^{\text {c }}$ \& go input wait loop |



| B406: | B0 | 3A | BCS | \$B442 |
| :---: | :---: | :---: | :---: | :---: |
| B408: | 20 | 01 B9 | JSR | \$B901 |
| B40B: | A2 | 00 | LDX | \# \$00 |
| B40D : | 8E | A1 0A | STX | \$0AA1 |
| B410: | 8E | B4 0A | STX | \$0AB4 |
| B413: | 20 | E9 B8 | JSR | \$B8E9 |
| B416: | D0 | 07 | BNE | \$B41F |
| B418: | E0 | 00 | CPX | \# \$00 |
| B41A: | D0 | 03 | BNE | \$B41F |
| B41C: | 4 C | 8B B0 | JMP | \$B08B |
| B41F : | C9 | 20 | CMP | \# \$20 |
| B421: | F0 | E8 | BEQ | \$B40B |
| B423: | 9D | AC OA | STA | \$0AAC, X |
| B426: | E8 |  | INX |  |
| B427: | E0 | 03 | CPX | \# \$03 |
| B429: | D0 | E8 | BNE | \$B413 |
| B42B: | CA |  | DEX |  |
| B42C: | 30 | 17 | BMI | \$B445 |
| B42E: | BD | AC OA | LDA | \$0AAC, X |
| B431: | 38 |  | SEC |  |
| B432 : | E9 | 3 F | SBC | \# \$3F |
| B434: | A0 | 05 | LDY | \# \$05 |
| B436: | 4A |  | LSR | A |
| B437: | 6 E | A1 0A | ROR | \$0AA1 |
| B43A: | 6 E | A0 OA | ROR | \$0AA0 |
| B43D : | 88 |  | DEY |  |
| B43E: | D0 | F6 | BNE | \$B436 |
| B440: | F0 | E9 | BEQ | \$B42B |
| B442: | 4 C | BC B0 | JMP | \$B0BC |
| B445: | A2 | 02 | LDX | \# \$02 |
| B447 : | AD | B4 0A | LDA | \$0AB4 |
| B44A: | D0 | 30 | BNE | \$B47C |
| B44C: | 20 | CE B7 | JSR | \$B7CE |
| B44F : | F0 | 29 | BEQ | \$B47A |
| B451: | B0 | EF | BCS | \$B442 |
| B453: | A9 | 24 | LDA | \# \$24 |

Monitor command: A (Assemble)

Carry set=error output identifier Copy OP1 to OP3
Clear mnemonic buffer display
Bit 0 for compressed cmd code 0
Set loop counter to 0
Test input buffer for cmd-end, <:>, <?>
Not cmd-end, then go on
Display still 0 , no commands
No, continue
Jump to input wait loop
Is char. read a <space>?
Yes, read and initialize
Put char. in mnemonic buffer Mnem. buffer display ptr. +1
3 mnemonic chars. given?
No, get next char.
Displ. pointer to last character
3 characters processed, continue
Read 3 mnem. chars backward Set carry for subtraction Alpha char values; $\mathrm{A}=1, \mathrm{~B}=2$,etc Counter shifted 5 x for 1 bit Shift 1 bit of the letter value out of acc into byte pair \$AA1-\$AA0 The three mnemonic chars. will be shifted into the byte pair mentioned above and occupy 3 sets of 5 bits in these bytes Display <?>; go input wait loop Set displacemnt of output buffer Load loop counter into acc If not equal to 0 , then skip Get cmd parameters in OP1 If 0 , then test for cmd-end Carry set=char. for error output Load <\$> into acc and bring to


| B4AC: | BD $21 \mathrm{B7}$ | LDA | \$B721, X | Byte at mnemonic keyword tab 1 |
| :---: | :---: | :---: | :---: | :---: |
| B4AF : | 20 7F B5 | JSR | \$B57F | Compare w/ byte in asm buffer |
| B4B2 : | A2 06 | LDX | \# \$06 | Loop counter for address cmp. |
| B4B4: | E0 03 | CPX | \# \$03 | 3 loops completed? |
| B4B6: | D0 14 | BNE | \$B4CC | No, then only addressing cmp. |
| B4B8: | AC AB OA | LDY | \$0AAB | Get cmd length pointer ( $0,1,2$ ) |
| B4BB : | FO OF | BEQ | \$B4CC | Handle as a 1-byte cmd |
| B4BD : | AD AA OA | LDA | \$0AAA | Get addressing key |
| B4C0: | C9 E8 | CMP | \# \$E8 | Compare w/ \$E8 |
| B4C2 : | A9 30 | LDA | \# \$30 | ASCII for $<0>$ in acc |
| B4C4: | B0 1E | BCS | \$B4E4 | carry set, in corresponding eval. |
| B4C6: | 20 7C B5 | JSR | \$B57C | Compare w/ byte in asm buffer |
| B4C9: | 88 | DEY |  | Decrement cmd length cnt by 1 |
| B4CA: | D0 F1 | BNE | \$B4BD | If not equal to 0 , then skip |
| B4CC: | OE AA OA | ASL | \$0AAA | Shift addressing key |
| B4CF : | 90 OE | BCC | \$B4DF | Bit=0, then skip cmp. |
| B4D1: | BD $14 \mathrm{B7}$ | LDA | \$B714, X | Get addressing char 1 at tab |
| B4D4: | 20 7F B5 | JSR | \$B57F | Compare w/ byte in asm buffer |
| B4D7: | BD 1A B7 | LDA | \$B71A, X | Get addressing char 2 at tab |
| B4DA: | F0 03 | BEQ | \$B4DF | If \$00, then no comp. |
| B4DC: | 20 7F B5 | JSR | \$B57F | Compare w/ byte in asm buffer |
| B4DF : | CA | DEX |  | Addressing loop counter -1 |
| B4E0: | D0 D2 | BNE | \$B4B4 | Not equal to 0, continue loop |
| B4E2 : | F0 06 | BEQ | \$B4EA | 0 , continue evaluation |
| B4E4: | 20 7C B5 | JSR | \$B57C | Compare w/ byte in asm buffer |
| B4E7: | 20 7C B5 | JSR | \$B57C | Compare w/ byte in asm buffer |
| B4EA: | A5 63 | LDA | * \$63 | Get stored length of asmblr cmd |
| B4EC: | C5 9F | CMP | * \$9F | Compare w/ display (asmblr-cmd buffer) |
| B4EE: | F0 03 | BEQ | \$B4F3 | If equal then skip |
| B4F0: | 4 C 8B B5 | JMP | \$B58B | Increment cmd-loop counter |
| B4F3: | $A C A B \quad 0 A$ | LDY | \$0AAB | Get cmd length pointer |
| B4F6: | F0 32 | BEQ | \$B52A | If 0 , then a 1 -byte cmd |
| B4F8: | A5 64 | LDA | * \$64 | Get hi-addr. byte from OP2 |
| B4FA: | C9 9D | CMP | \# \$9D | and compare it with \$9D |
| B4FC: | D0 23 | BNE | \$B521 | Not equal, then skip |
| B4FE: | A5 60 | LDA | * \$60 | Get low operand addr. and |
| B500: | E5 66 | SBC | * \$66 | subtract low-cmd addr. |
| B502: | AA | TAX |  | Put result in X-reg |
| B503: | A5 61 | LDA | * \$61 | Get high operand addr. and |


| B505: | E5 | 67 | SBC | * \$67 |
| :---: | :---: | :---: | :---: | :---: |
| B507 : | 90 | 08 | BCC | \$B511 |
| B509: | D0 | 6 E | BNE | \$B579 |
| B50B: | E0 | 82 | CPX | \# \$82 |
| B50D: | B0 | 6A | BCS | \$B579 |
| B50F: | 90 | 08 | BCC | \$B519 |
| B511: | A8 |  | TAY |  |
| B512: | C8 |  | INY |  |
| B513: | D0 | 64 | BNE | \$B579 |
| B515: | E0 | 82 | CPX | \# \$82 |
| B517: | 90 | 60 | BCC | \$B579 |
| B519: | CA |  | DEX |  |
| B51A: | CA |  | DEX |  |
| B51B: | 8A |  | TXA |  |
| B51C: | AC | AB 0A | LDY | \$0AAB |
| B51F: | D0 | 03 | BNE | \$B524 |
| B521: | B9 | 5F 00 | LDA | \$005F, Y |
| B524: | 20 | 2A B1 | JSR | \$B12A |
| B527: | 88 |  | DEY |  |
| B528: | D0 | F7 | BNE | \$B521 |
| B52A: | AD | B1 0A | LDA | \$0AB1 |
| B52D: | 20 | 2A B1 | JSR | \$B12A |
| B530: | 20 | AD B8 | JSR | \$B8AD |
| B533: | 20 | 7D FF | JSR | \$FF7D |



$$
\text { B536: } 4120 \text { 1B } 5100
$$



| B53B: | 20 | DC | B5 | JSR | \$B5DC |
| :--- | :--- | :--- | :--- | :--- | :--- |
| B53E: | EE AB $0 A$ | INC | \$0AAB |  |  |
| B541: | AD AB 0A | LDA | $\$ 0 A A B$ |  |  |
| B544: | 20 | 52 | B9 | JSR | $\$ B 952$ |
| B547: | A9 41 |  | LDA | $\# \$ 41$ |  |
| B549: | 8D $4 A$ | 03 | STA | $\$ 034 A$ |  |

subtract high-cmd addr.
To evaluate of backward branch "BRANCH OUT OF RANGE",<?> Check whether branch is valid If off by more than \(\$ 82\) give <?> In corresponding expression Copy accu into y-reg and increment from 0 to 1
Unequal to 0 , output $<$ ? $>$ error Compare to $\$ 02$
Less than 2, then output <?>
Addr. balance: decrement X-reg Addr. balance: decrement X-reg Bring value to accumulator Get cmd-length counter in Y-reg <>0, then skip
Get value from operand OP1
STA routine for acc in any bank Decrement cmd length pntr by 1 <>0--skip
Get value from OP1
STA routine for acc in any bank <CR><crsr-up>
Kernal PRINT: output string
Monitor constant:
assemble output
A <SPACE> <Esc-Q>

Generate chars. and address stagger for next assembly procedure

Output address and get byte Increment opcode lngth ptr. by 1 Add length to 'from' operand Addition: acc contents + OP3 Load accu with $<$ A $>$ (assemble) in procedure buffer for next line

| B54C: | A9 | 20 |  | LDA | \# \$20 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B54E: | 8D | 4B | 03 | STA | \$034B |
| B551: | 8D | 51 | 03 | STA | \$0351 |
| B554: | A5 | 68 |  | LDA | * \$68 |
| B556: | 20 | D2 | B8 | JSR | \$B8D2 |
| B559: | 8E | 4C | 03 | STX | \$034C |
| B55C: | A5 | 67 |  | LDA | * \$67 |
| B55E: | 20 | D2 | B8 | JSR | \$B8D2 |
| B561: | 8D | 4D | 03 | STA | \$034D |
| B564: | 8E | 4 E | 03 | STX | \$034E |
| B567: | A5 | 66 |  | LDA | * \$66 |
| B569: | 20 | D2 | B8 | JSR | \$B8D2 |
| B56C: | 8D | 4F | 03 | STA | \$034F |
| B56F: | 8E | 50 | 03 | STX | \$0350 |
| B572: | A9 | 08 |  | LDA | \# \$08 |
| B574: | 85 | D0 |  | STA | * \$D0 |
| B576: | 4 C | 8B | B0 | JMP | \$B08B |
| B579: | 4C | BC | B0 | JMP | \$B0B |


| B57C: | 20 | 7F | B5 | JSR | \$B57F |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B57F: | 8E | AF | OA | STX | \$0AAF |
| B582: | A6 | 9 F |  | LDX | * \$9F |
| B584: | DD | A0 | 0A | CMP | \$0AAO, X |
| B587: | F0 | OA |  | BEQ | \$B593 |
| B589: | 68 |  |  | PLA |  |
| B58A: | 68 |  |  | PLA |  |
| B58B: | EE | B1 | OA | INC | \$0AB1 |
| B58E: | F0 | E9 |  | BEQ | \$B579 |
| B590: | 4 C | 96 | B4 | JMP | \$B496 |
| B593: | E6 | 9 F |  | INC | * \$9F |
| B595: | AE | AF | OA | LDX | \$0AAF |
| 598: | 60 |  |  | RTS |  |

Load accu with <SPACE> in procedure buffer for next line in procedure buffer for next line Bank byte of 'from' addr. in acc Acc in 2-byte ASCII: hi=A,lo=X In procedure buffer for next line hi-addr byte(OP3)of 'from' addr Acc in 2-byte ASCII: hi=A,lo=X In proc. buffer for next line In proc. buffer for next line lo-addr byte(OP3)of 'from' addr Acc in 2-byte ASCII: hi=A,lo=X in proc. buffer for next line in proc. buffer for next line Keyboard buffer set for 8 chars (=length of proc. line)
Jump to input wait loop
Display <?>, go input wait loop
Compare acc contents w/ a char. from asmblr-cmd temp. storage

Execute following routine twice Store x-reg contents
Load asmbr-cmd display pointer
Cmp w/ char from asmblr buffer
If equal, then exit
Get RTS addr. from stack
Get RTS addr. from stack
Increment cmd-comparison loop
>255--output errors
Jump to correspond expression
Asmblr-cmd display pointer +1
Return old X-reg contents
Return to subroutine

| B599: | B0 | 08 | BCS | \$B5A3 |
| :---: | :---: | :---: | :---: | :---: |
| B59B: | 20 | 01 B9 | JSR | \$B901 |
| B59E: | 20 | A7 B7 | JSR | \$B7A7 |
| B5A1: | 90 | 06 | BCC | \$B5A9 |
| B5A3: | A9 | 14 | LDA | \# \$14 |
| B5A5: | 85 | 60 | STA | * \$60 |
| B5A7: | D0 | 05 | BNE | \$B5AE |
| B5A9: | 20 | OE B9 | JSR | \$B90E |
| B5AC: | 90 | 23 | BCC | \$B5D1 |
| B5AE: |  | 7D FF | JSR | \$FF7D |

B5B1: OD 1B 5100
******************************

| B5B5: | 20 | E1 | FF | JSR | \$FFE1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B5B8: | F0 | 14 |  | BEQ | \$B5CE |
| B5BA: | 20 | D4 | B5 | JSR | \$B5D4 |
| B5BD : | EE | AB | 0A | INC | \$0AAB |
| B5C0: | AD | AB | OA | LDA | \$0AAB |
| B5C3: | 20 | 52 | B9 | JSR | \$B952 |
| B5C6: | AD | AB | 0A | LDA | \$0AAB |
| B5C9 : | 20 | 24 | B9 | JSR | \$B924 |
| B5CC: | B0 | E0 |  | BCS | \$B5AE |
| B5CE : | 4 C | 8B | B0 | JMP | \$B08B |
| B5D1: | 4 C | BC | B0 | JMP | \$B0BC |
| B5D4: | A9 | 2E |  | LDA | \# \$2E |
| B5D6: | 20 | D2 | FF | JSR | \$FFD2 |
| B5D9: | 20 | A8 | B8 | JSR | \$B8A8 |
| B5DC: | 20 | 92 | B8 | JSR | \$B892 |
| B5DF : | 20 | A8 | B8 | JSR | \$B8A8 |
| B5E2 : | A0 | 00 |  | LDY | \# \$00 |

Monitor command: D (Disassemble)

No valid 'from' operand Copy OP1 to OP3 Get OP1 operand If valid, then send step number Standard step value $\$ 14$ ( $=20$ bytes to disassemble) in low step counter Uncond jump to disasmblr. Store diff of OP1-OP3 in OP1 Carry clear=marker for error out Kernal PRINT: string output

Monitor constant: Clear 1 line
$<\mathrm{Cr}><$ Esc - Q>
Disassembly dependent on 'from' operand \& step size

Kernal STOP: test for STOP key If pressed, goto input wait loop Prep. and output disasmbld line Increment opcode lgth pntr by 1 and for 'from' addr. calc in acc Addition: acc contents + OP3 Lgth ptr. for step size calc in acc Subtraction: OP1 - acc contents Continue disassem. if necessary Jump to input wait loop
Display <?>; go input wait loop
Load accu with <.>
Kernal BSOUT: char. output <SPACE><CR><crsr-up> Output 'from' addr.(OP3) as 5-byte ASCII
<SPACE><CR><crsr-up>
Load displacement for FETCH

| B5E4: | 20 | 1A | B1 | JSR | \$B11A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B5E7: | 20 | 59 | B6 | JSR | \$B659 |
| B5EA: | 48 |  |  | PHA |  |
| B5EB: | AE | $A B$ | OA | LDX | \$0AAB |
| B5EE: | E8 |  |  | INX |  |
| B5EF: | CA |  |  | DEX |  |
| B5F0 : | 10 | OA |  | BPL | \$B5FC |
| B5F2: | 20 | 7D | FF | JSR | \$FF7D |

******************************

B5F5: 20202000
******************************

| B5F9 : | 4C | 02 B6 | JMP | \$B602 |
| :---: | :---: | :---: | :---: | :---: |
| B5FC: | 20 | 1A B1 | JSR | \$B11A |
| B5FF: | 20 | A5 B8 | JSR | \$B8A5 |
| B602: | C8 |  | INY |  |
| B603: | C0 | 03 | CPY | \# \$03 |
| B605 : | 90 | E8 | BCC | \$B5EF |
| B607: | 68 |  | PLA |  |
| B608: | A2 | 03 | LDX | \# \$03 |
| B60A: | 20 | A1 B6 | JSR | \$B6A1 |
| B60D : | A2 | 06 | LDX | \# \$06 |
| B60F: | E0 | 03 | CPX | \# \$03 |
| B611: | D0 | 17 | BNE | \$B62A |
| B613: | AC | $A B$ OA | LDY | \$0AAB |
| B616: | F0 | 12 | BEQ | \$B62A |
| B618: | AD | AA OA | LDA | \$0AAA |
| B61B: | C9 | E8 | CMP | \# \$E8 |
| B61D: | 08 |  | PHP |  |
| B61E: | 20 | 1A B1 | JSR | \$B11A |
| B621: | 28 |  | PLP |  |
| B622: | B0 | 1D | BCS | \$B641 |
| B624: | 20 | C2 B8 | JSR | \$B8C2 |
| B627: | 88 |  | DEY |  |
| B628: | D0 | EE | BNE | \$B618 |
| 62A | OE | A 0A | ASL | 0 A |

LDA routine from any bank
Validity check of opcode bytes
Put result on stack
Get command length loop Increment length key by 1
Decrement length key by 1
Output cmd value $<0$ constant Kernal PRINT: output string

Monitor constants: 3 spaces
<SPACE><SPACE><SPACE>
Assembly/disassembly sub.
Skip LDA for routine
LDA routine for acc - any bank
Output acc as 2-byte ASCII +<SPACE>
Increment Y-reg contents by 1
Compare to \$03
$<3$, then continue loop
Get result from stack
Put 3 chars for mnem. output in
X-reg, and to char. output
Initialize loop count with 6
After 3 loops, the actual address value will be output
Number of cmd operand bytes
No operand bytes, then skip
Command addr. key
Check for branch
Put carry flag on stack
LDA routine for any bank Reset carry flag
If carry set, then BRANCH Acc conveyed as 2-byte ASCII If cmd has two operand bytes, then expression of the second bit is masked by addressing key

| B62D: | 90 | $0 E$ | BCC |
| :--- | :--- | :--- | :--- |
| B62F: | BD 14 B63D |  |  |
| B632: | 20 | D2 FF | LDA | \$B714, X

*******************************

| B641: | 20 | 4D B6 | JSR | \$B64D |
| :---: | :---: | :---: | :---: | :---: |
| B644: | 18 |  | CLC |  |
| B645: | 69 | 01 | ADC | \# \$01 |
| B647: | D0 | 01 | BNE | \$B64A |
| B649: | E8 |  | INX |  |
| B64A: | 4C | 9F B8 | JMP | \$B89F |
| B64D : | A6 | 67 | LDX | * \$67 |
| B64F: | A8 |  | TAY |  |
| B650: | 10 | 01 | BPL | \$B653 |
| B652 : | CA |  | DEX |  |
| B653: | 65 | 66 | ADC | * \$66 |
| B655: | 90 | 01 | BCC | \$B658 |
| B657: | E8 |  | INX |  |
| B658: | 60 |  | RTS |  |

*******************************

| B659: A8 | TAY |  |  |
| :--- | :--- | :--- | :--- |
| B65A: | $4 A$ | LSR | A |
| B65B: | 90 0B | BCC | \$B668 |
| B65D: | 4A | LSR | A |
| B65E: | B0 17 | BCS | $\$$ B677 |
| B660: | C9 22 | CMP | $\# \$ 22$ |

Bit not set, skip
Get char. for addr. type
Kernal BSOUT: output one char
Get char. for addr. type
Not equal to 0--then output
Kernal BSOUT: output one char Address output loop -1
All 6 loops out
Return to subroutine
Address from BRANCH cmd
Addr. calc. $\mathrm{X}=$ high, $\mathrm{A}=$ low
Clear carry for addition Add 1 for low-addr. correction No overflow skip hi-correction Add 1 for high correction
Give acc + X-reg. as 4-bytes Get high addr. of 'from' operand (OP3)
Bring BRANCH offset in x-reg BRANCH 'forward' continues Decrement high addr. for 'backward'-1 +branch offest to low addr(OP3) No overflow skip hi correction Overflow correction for hi-addr. Return from subroutine

Determine addressing and length of the test code passed in A

Put test code in Y-reg
Shift bit 0 out \& test
If bit $0=0$ then OK
Shift \& test bit 1
If bit $1=1$ then no good
Test whether exit code $\$ 89$ used

| B664: | 29 | 07 | AND | \# \$07 |
| :---: | :---: | :---: | :---: | :---: |
| B666: | 09 | 80 | ORA | \# \$80 |
| B668: | 4A |  | LSR | A |
| B669: | AA |  | TAX |  |
| B66A: | BD | C3 B6 | LDA | \$B6C3, X |
| B66D: | B0 | 04 | BCS | \$B673 |
| B66F: | 4A |  | LSR | A |
| B670: | 4A |  | LSR | A |
| B671: | 4A |  | LSR | A |
| B672: | 4A |  | LSR | A |
| B673: | 29 | OF | AND | \# \$0F |
| B675: | D0 | 04 | BNE | \$B67B |
| B677: | A0 | 80 | LDY | \# \$80 |
| B679: | A9 | 00 | LDA | \# \$00 |
| B67B: | AA |  | TAX |  |
| B67C: | BD | 07 B7 | LDA | \$B707, X |
| B67F: | 8D | AA 0A | STA | \$0AAA |
| B682 : | 29 | 03 | AND | \# \$03 |
| B684: | 8D | $A B \quad 0 A$ | STA | \$0AAB |
| B687: | 98 |  | TYA |  |
| B688: | 29 | 8F | AND | \# \$8F |
| B68A: | AA |  | TAX |  |
| B68B: | 98 |  | TYA |  |
| B68C: | A0 | 03 | LDY | \# \$03 |
| B68E: | E0 | 8A | CPX | \# \$8A |
| B690: | F0 | 0B | BEQ | \$B69D |
| B692 : | 4A |  | LSR | A |
| B693: | 90 | 08 | BCC | \$B69D |
| B695: | 4A |  | LSR | A |
| B696: | 4A |  | LSR | A |
| B697: | 09 | 20 | ORA | \# \$20 |
| B699: | 88 |  | DEY |  |
| B69A: | D0 | FA | BNE | \$B696 |
| B69C: | C8 |  | INY |  |
| B69D: | 88 |  | DEY |  |
| B69E: | D0 | F2 | BNE | \$B692 |
| B6A0 : | 60 |  | RTS |  |

Mask bits 3-7
Mask bit 7 in
Divide acc contents by 2
and display in X-reg
Load byte as addressing ref. tab
If remainder left from div., skip
Copy contents of the upper nibble
(bits 4-7) into
lower nibble (bits 4-3)
Mask out upper nibble (Bit 4-7)
Not equal 0 is valid
If code is invalid, load Y w/ \$80 and acc with $\$ 00$
Displacement not transfer to X
Get addressing key from tab and put in \$0AAA
Mask out bits 2-7
Store bits 0,1(cmd. length)
Copy test code in acc
Mask out bits 4,5,6
Store masked out value in X
Copy test code in acc
Initialize loop counter with 3
Cmp masked-out value w/ \$8A
Equal, then skip
Divide acc contents by 2
If no remainder, then skip
Divide acc contents by 2
Divide acc contents by 2
Set bit 5 in acc
Decrement loop counter by 1
Not equal to 0, continue loop
Loop number incremented by 1
Decrement loop counter by 1
Not equal to 0 , divide further
Return from subroutine
*******************************

| B6A1: | A8 |  | TAY |  |
| :---: | :---: | :---: | :---: | :---: |
| B6A2 : | B9 | 21 B7 | LDA | \$B721, Y |
| B6A5 : | 85 | 63 | STA | * \$63 |
| B6A7: | B9 | 61 B7 | LDA | \$B761, Y |
| B6AA: | 85 | 64 | STA | * \$64 |
| B6AC: | A9 | 00 | LDA | \# \$00 |
| B6AE : | A0 | 05 | LDY | \# \$05 |
| B6B0: | 06 | 64 | ASL | * \$64 |
| B6B2 : | 26 | 63 | ROL | * \$63 |
| B6B4: | 2A |  | ROL | A |
| B6B5 : | 88 |  | DEY |  |
| B6B6: | D0 | F8 | BNE | \$B6B0 |
| B6B8 : | 69 | 3F | ADC | \# \$3F |
| B6BA: | 20 | D 2 FF | JSR | \$FFD2 |
| B6BD: | CA |  | DEX |  |
| B6BE : | D0 | EC | BNE | \$B6AC |
| B6C0 : | 4 C | A8 B8 | JMP | \$B8A8 |

*******************************

| B6C3: | 40 | 02 | 45 | 03 | D0 | 08 | 40 | 09 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| B6CB: | 30 | 22 | 45 | 33 | D0 | 08 | 40 | 09 |
| B6D3: | 40 | 02 | 45 | 33 | D0 | 08 | 40 | 09 |
| B6DB: | 40 | 02 | 45 | B3 | D0 | 08 | 40 | 09 |
| B6E3: | 00 | 22 | 44 | 33 | D0 | 8 C | 44 | 00 |
| B6EB: | 11 | 22 | 44 | 33 | D0 | 8 C | 44 | 9 A |
| B6F3: | 10 | 22 | 44 | 33 | D0 | 08 | 40 | 09 |
| B6FB: | 10 | 22 | 44 | 33 | D0 | 08 | 40 | 09 |
| B703: | 62 | 13 | 78 | A9 |  |  |  |  |

*******************************

```
B707: 00 21 81 82
```

B70B: $0000594 D$
B70F: 919286 4A
B713: 85
B714: 9D
.Byte \$9D

Prepare and send a char. for mnemonic display

Cmd code as display to Y-reg Get byte from mnemonic table 1 and put in OP2 (low)
Get byte from mnemonic table 2 and put into OP2 (high) Load accu w/ 0 Shift 5 bits of OP2 2-byte addr. to the left; put bits into accu Loop until all five bits are shifted. The addition of the number $\$ 3 \mathrm{~F}$ gives a valid char or a <?>
Kernal BSOUT: output one char 3 loops for the 3 letters from the 16 -bit value in addr lo/hi in OP2 <SPACE><CR><crsr-up>:RTS

Address reference table

Address types \& length key

```
    -1/#$ -2/*$ -2/$ -3
    -1 / -1 / ($,X)-2 / ($),Y-2
*$,X-2 / $,X -3 / $,Y -3 / ($) -3
*$,Y-2
Backspace control code
```

******************************

B715: 2C 29 2C 232824
B71B: 590058242400
******************************

B721: 1C 8A 1C 23 5D 8B 1B A1
B729: 9D 8A 1D 23 9D 8B 1D A1
B731: 002919 AE 69 A8 1923
B739: 2453 1B 23245319 A1
B741: 00 1A 5B 5B A5 692424
B749: AE AE A8 AD 2900 7C 00
B751: 15 9C 6D 9C A5 692953
B759: 84133411 A5 6923 A0
******************************

B761: D8 62 5A $4826 \quad 629488$
B769: 5444 C8 546844 E8 94
B771: 00 B4 088474 B4 28 6E
B779: 74 F4 CC 4A 72 F2 A4 8A
B781: 00 AA A2 A2 74747472
B789: 4468 B2 32 B2 002200
B791: 1A 1A 2626727288 C8
B799: C4 CA 26484444 A2 C8
******************************

B7A1: OD 202020

| B7A5 | C6 | 7A |  | DEC | \$7A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B7A7: | 20 | CE | B7 | JSR | \$B7CE |
| B7AA: | B0 | 16 |  | BCS | \$B7C2 |
| B7AC: | 20 | E7 | B8 | JSR | \$B8E7 |
| B7AF: | D0 | 09 |  | BNE | \$B7BA |
| B7B1: | C6 | 7A |  | DEC | * \$7A |
| B7B3: | AD | B4 | OA | LDA | \$0AB4 |

Display addressing modes
$<,><)><,><\#><(><\$>$
$<\mathrm{Y}><><\mathrm{X}><\$><\$><>$
Mnemonic keyword table 1

BRK PHP BPL CLC JSR PLP BMI SEC RTI PHA BVC CLI RTS PLA BVS SEI ??? DEY BCC TYA LDY TAY BCS CLV CPY INY BNE CLD CPX INX BEQ SED ??? BIT JMP JMP STY LDY CPY CPX TXA TXS TAX TSX DEX ??? NOP ??? ASL ROL LSR ROR STX LDX DEC INC ORAANDEOR ADC STA LDA CMP SBC

Mnemonic keyword table 2
A byte in table 1 returns, with the corresponding value in table 2, a 16 -bit value coded as a 3 character mnemonic. The 16 bit argument is divided into three sections of 5 bits. Bit 0 is unused in coding.

Monitor constant: 3 spaces
<CR><SPACE><SPACE><SPACE>
Test for valid separator between the command's operands

Input buff pntr to previous char. Get OP1 operand
Carry set=error signal
Renew last-read char.
If cmd-end, then continue
Input buff pntr to previous char.
Get error-recognition flag

| B7B6: | D0 11 | BNE | \$B7C9 |
| :---: | :---: | :---: | :---: |
| B7B8: | F0 0D | BEQ | \$B7C7 |
| B7BA: | C9 20 | CMP | \# \$20 |
| B7BC: | F0 OB | BEQ | \$B7C9 |
| B7BE: | C9 2C | CMP | \# \$2C |
| B7C0: | F0 07 | BEQ | \$B7C9 |
| B7C2: | 68 | PLA |  |
| B7C3: | 68 | PLA |  |
| B7C4: | $4 \mathrm{CBC} \mathrm{B0}$ | JMP | \$B0BC |


| B7C7: | 38 |
| :--- | :--- |
| B7C8: | 24 |


| B7C9: | 18 |  | CLC |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| B7CA: | AD B4 | $0 A$ | LDA | $\$ 0 A B 4$ |
| B7CD: | 60 |  | RTS |  |


| B7CE: | A9 | 00 |  | IDA |  | \$00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B7D0: | 85 | 60 |  | STA |  | \$60 |
| B7D2: | 85 | 61 |  | STA |  | \$61 |
| B7D4: | 85 | 62 |  | STA |  | \$62 |
| B7D6: | 8D | B4 | OA | STA |  | 0AB4 |
| B7D9: | 8A |  |  | TXA |  |  |
| B7DA: | 48 |  |  | PHA |  |  |
| B7DB: | 98 |  |  | TYA |  |  |
| B7DC: | 48 |  |  | PHA |  |  |
| B7DD: | 20 | E9 | B8 | JSR |  | B8E9 |
| B7E0: | D0 | 03 |  | BNE |  | B7E5 |
| B7E2: | 4 C | 7E | B8 | JMP |  | B87E |
| B7E5: | C9 | 20 |  | CMP |  | \$20 |
| B7E7: | Fo | F4 |  | BEQ |  | B7DD |
| B7E9: | A2 | 03 |  | LDX |  | \$03 |

If not equal to 0 , then OK exit No valid operand, then error exit Was char. read a <SPACE $>$ ?
Valid separator, OK exit
Was the char. a comma?
Valid separator, OK exit
The addresses on the stack are cleared, <?> is displayed, and prg goes to the input wait loop

Exit for error in cmd-operands
Set carry=error signal skip to \$B7CA

Command operand/separator OK
Carry clear=signal for OK Load error-recognition help flag What appears to be RTS is the command entry

Init. \& evaluation of a command parameter in OP1

Load acc w/ \$0 for param. init. Clear the 3-byte cmd parameter No. 1 (OP1), in zero page from \$62 (highest) to \$60 (lowest)
Temp. memory for error control
Put X-reg in accumulator and save on stack
Put Y-reg in accumulator and save on stack
Test input buffer for cmd-end, <:>,<?>. No end marker, go on
Exit routine w/ clear-carry marker. Was it a <SPACE> ?
Yes, then read next char.
Get display for 4 conver chars.

| B7EB: | DD | F5 B0 | CMP | \$B0F5, X |
| :---: | :---: | :---: | :---: | :---: |
| B7EE: | F0 | 06 | BEQ | \$B7F6 |
| B7F0: | CA |  | DEX |  |
| B7F1: | 10 | F8 | BRL | \$B7EB |
| B7F3: | E8 |  | INX |  |
| B7F4: | C6 | 7A | DEC | * \$7A |
| B7F6: | BC | 8A B8 | LDY | \$B88A, X |
| B7F9: | BD | 8E B8 | LDA | \$B88E, X |
| B7FC: | 8D | B6 0A | STA | \$0AB6 |
| B7FF: | 20 | E9 B8 | JSR | \$B8E9 |
| B802: | F0 | 7A | BEQ | \$B87E |
| B804: | 38 |  | SEC |  |
| B805: | E9 | 30 | SBC | \# \$30 |
| B807: | 90 | 75 | BCC | \$B87E |
| B809: | C9 | 0A | CMP | \# \$0A |
| B80B: | 90 | 06 | BCC | \$B813 |
| B80D: | E9 | 07 | SBC | \# \$07 |
| B80F: | C9 | 10 | CMP | \# \$10 |
| B811: | B0 | 6B | BCS | \$B87E |
| B813: | 8D | B5 0A | STA | \$0AB5 |
| B816: | CC | B5 0A | CPY | \$0AB5 |
| B819: | 90 | 61 | BCC | \$B87C |
| B81B: | F0 | 5F | BEQ | \$B87C |
| B81D: | EE | B4 0A | INC | \$0AB4 |
| B820: | C0 | OA | CPY | \# \$0A |
| B822 : | D0 | 0A | BNE | \$B82E |
| B824: | A2 | 02 | LDX | \# \$02 |
| B826: | B5 | 60 | LDA | * \$60, X |
| B828: | 9 D | B7 0A | STA | \$0AB7, X |
| B82B: | CA |  | DEX |  |
| B82C: | 10 | F8 | BPL | \$B826 |
| B82E: | AE | B6 0A | LDX | \$0AB6 |
| B831: | 06 | 60 | ASL | * \$60 |
| B833: | 26 | 61 | ROL | * \$61 |
| B835: | 26 | 62 | ROL | * \$62 |
| B837: | B0 | 43 | BCS | \$B87C |
| B839 : | CA |  | DEX |  |
| B83A: | D0 | F5 | BNE | \$B831 |
| B83C: | C0 | 0A | CPY | \# \$0A |
| B83E: | D0 | 22 | BNE | \$B862 |

Check for conversion (\%\&+\$) until conversion char. is found
Display calc. table - 1
Loop till table through
X-reg set to \$0 (= HEX)
Displacement ptr to input buff -1
Load Y-reg w/ num system base
Load accu w/ multip. factor for the num. system, \& store it Test inp. buf cmd-end, <:>, <?> Exit from operand determination Set carry for subtraction
Convert to fixed-point values If char <0 then exit
Was char. a no. between 0-9?
Yes, jump to hex adaptation
Adaptation of hex numbers A-F
If value isn't between $0-\mathrm{F}$, then
Exit from operand determ't rtne.
Store established hex numbers
Compare base w/ hex value
If base < char, then error
If base = char, then error
Byte for error recognition +1
Was decimal input chosen?
No, then jump to decimal init.
Set loop counter to 2
Copy the 3-byte operand (OP1)
in the 3-byte temp operand for decimal address input
(\$0AB9=highest, \$0AB7= lowest) get counter for multip. factor 3-byte operand (OP1)
multiplied by 2
If overflow present, then error Loop counter mult by 2-1
Loop to OP1 multiplication
Is number base the dec. system?
No, jump to decimal conversion

| B840: | OE | B7 | OA | ASL | \$0AB7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B843: | 2E | B8 | 0A | ROL | \$0AB8 |
| B846: | 2E | B9 | OA | ROL | \$0AB9 |
| B849: | B0 | 31 |  | BCS | \$B87C |
| B84B: | AD | B7 | OA | LDA | \$0AB7 |
| B84E: | 65 | 60 |  | ADC | * \$60 |
| B850: | 85 | 60 |  | STA | * \$60 |
| B852: | AD | B8 | OA | LDA | \$0AB8 |
| B855 : | 65 | 61 |  | ADC | * \$61 |
| B857 : | 85 | 61 |  | STA | * \$61 |
| B859: | AD | B9 | OA | LDA | \$0AB9 |
| B85C: | 65 | 62 |  | ADC | * \$62 |
| B85E: | 85 | 62 |  | STA | * \$62 |
| B860: | B0 | 1A |  | BCS | \$B87C |
| B862: | 18 |  |  | CLC |  |
| B863: | AD | B5 | OA | LDA | \$0AB5 |
| B866: | 65 | 60 |  | ADC | * \$60 |
| B868: | 85 | 60 |  | STA | * \$60 |
| B86A: | 8A |  |  | TXA |  |
| B86B: | 65 | 61 |  | ADC | * \$61 |
| B86D: | 85 | 61 |  | STA | * \$61 |
| B86F: | 8A |  |  | TXA |  |
| B870: | 65 | 62 |  | ADC | * \$62 |
| B872: | 85 | 62 |  | STA | * \$62 |
| B874: | B0 | 06 |  | BCS | \$B87C |
| B876: | 29 | F0 |  | AND | \# \$F0 |
| B878: | D0 | 02 |  | BNE | \$B87C |
| 'B87A : | F0 | 83 |  | BEQ | \$B7FF |

******************************

B87C: 38
B87D: 24
SEC
.Byte \$24


| B87E: | 18 | CLC |  |  |
| :--- | :--- | :--- | :--- | :--- |
| B87F: | 8 C | $\mathrm{B6}$ 0A | STY | \$0AB6 |
| B882: | 68 |  | PLA |  |
| B883: | A8 | TAY |  |  |

Decimal conversion: the 3-byte temp operand in \$AB9 - \$AB7 is multiplied by 2 If overflow occurs, then error Addition of 3-byte temp operand in memory locations
\$0AB9-\$0AB8-\$0AB7
to contents of 3-byte operand OP1 under observation for possible overflow.
Result of the addition will be put into OP1.
If overflow occurs, then error Clear w/ carry (for bin,oct,hex)
Get determined char. value
Add values of least significant OP1 place
Load accumulator with 0
Check for overflow by adding of least significant OP1 place
Load accu with 0
Check for overflow at place of OP1 addition If overflow occurs, then error Mask out lower nibble (B. 0-3)
If top nibble <>0, then error evaluate next operand position

Exit param. evaluate w/ error
Set carry = error-found marker Skip to \$B87F

Exit parameter evaluation if OK
Clear carry = param-OK marker Store base of number system Restore old Y contents from stack




| B8C2 : | 8E | AF | 0A | STX | \$0AAF |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B8C5: | 20 | D2 | B8 | JSR | \$B8D2 |
| B8C8 : | 20 | D2 | FF | JSR | \$FFD2 |
| B8CB : | 8A |  |  | TXA |  |
| B8CC: | AE | AF | 0A | LDX | \$0AAF |
| B8CF : | 4 C | D2 | FF | JMP | \$FFD2 |

******************************

| B8D2: | 48 | PHA |  |
| :--- | :--- | :--- | :--- |
| B8D3: | 20 DC B8 | JSR | \$B8DC |
| B8D6: | AA | TAX |  |

Monitor output constants
<Cr> <Crsr Up>

End of output routine
Return from subroutine
$\underset{\substack{<\mathrm{Cr}>}}{\text { output }} \ll$ Esc-Q> blank output

Load <Cr> code into accu.
Kernal BSOUT: output a char
Kernal PRIMM: output string
Monitor constants for carriage return and clear next line, blank

> <Cr> <Esc-Q> Blank

End of output routine
Return to subroutine
Convert acc contents contents to 2-byte char. and output via BSOUT

Store old X-reg contents
Acc in 2-byte ASCII: hi=A,lo=X Kernal BSOUT: output a char Load char. from $X$ into accu. Restore X-register Kernal BSOUT: output a char

Split acc contents and convert to 2-byte ASCII code ( $\mathrm{X}=\mathrm{lo}, \mathrm{A}=\mathrm{hi}$ )

Store acc contents temporarily Convert low nibble to ASCII ASCII for low nibble in X-reg

| B8D7 : | 68 |  | PLA |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B8D8 : | 4A |  | LSR | A |  |
| B8D9 : | 4A |  | LSR | A |  |
| B8DA : | 4A |  | LSR | A |  |
| B8DB : | 4A |  | LSR | A |  |
| ***************************** |  |  |  |  |  |
| B8DC : | 29 | OF | AND | \# | \$0F |
| B8DE : | C9 | 0A | CMP |  | \$0A |
| B8E0 : | 90 | 02 | BCC |  | B8E4 |
| B8E2 : | 69 | 06 | ADC | \# | \$06 |
| B8E4: | 69 | 30 | ADC | \# | \$30 |
| B8E6: | 60 |  | RTS |  |  |

$* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~$

Restore acc contents
Shift right 4 times so that the highest nibble (bits 4-7) is shifted into the lower nibble (bits 0-3) position

Convert the lower nibble in the acc to ASCII code

Mask high nibble out (bits 4-7) Is it a number from 0-9?
Yes, create ASCII code Character adaptation for A-F Generate ASCII for acc contents Return from subroutine

Get 1 char. from input buffer and check for cmd-end, <:>,<?> equal flag.

Display to input buffer - 1 (like CHRGOT)
Store X-reg contents
Load X-reg w/ display to in. buf Get char. from cmd input buffer
Has $\$ 00$ (cmd-end) been found?
Is char. read a <:> ?
Yes, exit with set equal flag
Is char. read a <? > ?
Store status of equal flag
Displ. to input buffer+1 (next char.). Restore X-register
Restore equal flag status
Return from subroutine


| B901: | A5 60 | LDA | $* \$ 60$ |
| :--- | :--- | :--- | :--- |
| B903: | 8566 | STA | $* \$ 66$ |
| B905: | A5 61 | LDA | $* \$ 61$ |
| B907: | 8567 | STA | $\star \$ 67$ |
| B909: | A5 62 | LDA | $\star \$ 62$ |
| B90B: | 8568 | STA | $* \$ 68$ |
| B90D $: 60$ | RTS |  |  |



| B90E: | 38 |  | SEC |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B90F: | A5 | 60 | LDA | * | \$60 |
| B911: | E5 | 66 | SBC | * | \$66 |
| B913: | 85 | 60 | STA | * | \$60 |
| B915: | A5 | 61 | LDA | * | \$61 |
| B917: | E5 | 67 | SBC | * | \$67 |
| B919: | 85 | 61 | STA | * | \$61 |
| B91B: | A5 | 62 | LDA |  | \$62 |
| B91D: | E5 | 68 | SBC | * | \$68 |
| B91F: | 85 | 62 | STA | * | \$62 |
| B921: | 60 |  | RTS |  |  |

******************************

| B922: | A9 01 | LDA | \# \$01 |  |
| :--- | :--- | :--- | :--- | :--- |
| B924: | 8D AF 0A | STA | \$0AAF |  |
| B927: | 38 |  | SEC |  |
| B928: | A5 60 | LDA | $\star \$ 60$ |  |
| B92A: | ED AF 0A | SBC | \$0AAF |  |
| B92D: | 8560 | STA | $\star \$ 60$ |  |
| B92F: | A5 61 | LDA | $\star \$ 61$ |  |
| B931: | E9 00 | SBC | $\# \$ 00$ |  |
| B933: | 8561 | STA | $\star \$ 61$ |  |
| B935: | A5 62 | LDA | $\star \$ 62$ |  |
| B937: | E9 00 | SBC $\# \$ 00$ |  |  |

Copy contents of OP1
(\$62-\$61-\$60) into OP3 (\$68-\$67-\$66)

Get OP1 lo(addr-lo) and copy into OP3 lowest (addr-lo)
Get OP1 middle (addr-hi) and copy into OP3 middle (addr-hi)
OP1 highest (bank-byte) copies into OP3 highest (bank-byte)
Return to subroutine
Store diff. OP1-OP3 in OP1
Set carry for subtraction
Load accu with OP1 lowest
Subtract OP3 lowest from it
Store result in OP1 lowest
Load acc w/ OP1 middle
Subtr OP3 middle (+ underflow)
Store result in OP3 middle Load acc w/ OP1 highest Subtr OP3 highest (+underflow)
Store result in OP1 highest
Return from subroutine
Subtraction: OP1 - Minuend in \$0AAF

Load acc w/ 1 and store as
Minuend in \$0AAF
Set carry for subtraction
Load accu w/ OP1 Lowest
Subtr minuend from OP1 lowest
Write result of subtr. back
Load acc w/ OP1 middle
Note underflow of lowest subtr.
Write result of subtr. back
Load acc w/ OP1 highest
Note underlow of middle subtr.

| B939: | 8562 | STA |
| :--- | :--- | :--- |
| B93B $: ~$ | 60 | RTS |



| B93C: | 38 | SEC |  |
| :---: | :---: | :---: | :---: |
| B93D: | A5 63 | LDA | * \$63 |
| B93F: | E9 01 | SBC | \# \$01 |
| B941: | 8563 | STA | * \$63 |
| B943: | A5 64 | LDA | * \$64 |
| B945: | E9 00 | SBC | \# \$00 |
| B947: | 8564 | STA | * \$64 |
| B949: | A5 65 | LDA | * \$65 |
| B94B: | E9 00 | SBC | \# \$00 |
| B94D: | 8565 | STA | * \$65 |
| B94F: | 60 | RTS |  |

******************************

| B950: | A9 01 | LDA | $\# \$ 01$ |
| :--- | :--- | :--- | :--- |
| B952: | 18 | CLC |  |
| B953: | 6566 | ADC | $\star \$ 66$ |
| B955: | 8566 | STA | $\star \$ 66$ |
| B957: | 9006 | BCC | $\$$ B95F |
| B959: | E6 67 | INC | $\star \$ 67$ |
| B95B: | D0 02 | BNE | $\$$ B95F |
| B95D: | E6 68 | INC | $\star \$ 68$ |
| B95F: | 60 | RTS |  |


| B960: | 38 | SEC |  |
| :--- | :--- | :--- | :--- |
| B961: | A5 66 | LDA | $* \$ 66$ |
| B963: | E9 01 | SBC | $\# \$ 01$ |
| B965: | 8566 | STA | $\star \$ 66$ |
| B967: | A5 67 | LDA | $\star \$ 67$ |
| B969: | E9 00 | SBC | $\# \$ 00$ |
| B96B: | 8567 | STA | $* \$ 67$ |

Write result of subtr. back
Return from subroutine
Subtraction of constant 1 from operand 2 (OP2) in \$65-\$64-\$63

Set carry for subtraction Load acc w/ OP2 lowest Subtract 1 from it Write result of subtr. back
Load acc w/ OP2 middle Note undeflow of lowest subtr. Write result of subtr. back Load acc w/ OP3 highest Note underflow of middle subtr. Write result of subtr. back Return from subroutine

Addition of acc contents to OP3
Load acc w/ addition constant 1
Clear carry for addition Add contents of OP3 lowest Write result of addition back If no overflow, then return Incr.. OP3 middle if overflow If no overflow, then return Incr. OP3 highest for overflow Return from subroutine

Subtr. of constant 1 from OP3
Set carry for subtraction Load acc w/ OP3 lowest
Subtract constant 1
Write result
Load acc w/ OP3 middle
Take underflow into account Write result

| B96D: | A5 68 | LDA | $\star \$ 68$ |  |
| :--- | :--- | :--- | :--- | :--- |
| B96F: | E9 00 | SBC | $\# \$ 00$ |  |
| B971: | 8568 | STA | $\star \$ 68$ |  |
| B973: | 60 |  | RTS |  |



| B974: | B0 $0 C$ | BCS | $\$ B 982$ |  |
| :--- | :--- | :--- | :--- | :--- |
| B976: | A5 60 | LDA | $\star \$ 60$ |  |
| B978: | A4 61 | LDY | $\star \$ 61$ |  |
| B97A: | A6 62 | LDX | $\star \$ 62$ |  |
| B97C : | 85 | 04 | STA | $\star \$ 04$ |
| B97E : | 84 | 03 | STY | $\star \$ 03$ |
| B980 : | 86 | 02 | STX | $\star \$ 02$ |
| B982 : | 60 |  | RTS |  |



| B983: | B0 | 2A |  | BCS | \$B9AF |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B985 : | 20 | 01 | B9 | JSR | \$B901 |
| B988: | 20 | A7 | B7 | JSR | \$B7A7 |
| B98B: | B0 | 22 |  | BCS | \$B9AF |
| B98D : | A5 | 60 |  | LDA | * \$60 |
| B98F : | 8D | B7 | OA | STA | \$0AB7 |
| B992: | A5 | 61 |  | IDA | * \$61 |
| B994: | 8D | B8 | OA | STA | \$0AB8 |
| B997: | A5 | 62 |  | LDA | * \$62 |
| B999: | 8D | B9 | OA | STA | \$0AB9 |
| B99C: | 20 | OE | B9 | JSR | \$B90E |
| B99F: | A5 | 60 |  | LDA | * \$60 |
| B9A1: | 85 | 63 |  | STA | * \$63 |
| B9A3 : | A5 | 61 |  | LDA | * \$61 |

Load acc w/ OP3 highest
Account for underflow
Write result
Return from subroutine
Copy (for carry clear) the contents of OP1 into zero page memory for Bank-no, PC-hi, PC-lo

Return if carry set Load acc w/ OP1 lo (addr-lo) Load Y-reg w/OP1 mid (addr-hi)
Load X-reg w/OP1 hi (bnk-byte)
Bring in Z-P byte for PC-Lo
Bring in Z-P byte for PC-Hi
Bring in Z-P byte for bank-no Return from subroutine

Put "from" operand in OP3
Get "to" operand in OP1
Copy "to" operand in OPH
Form difference of OP1-OP3
\& store "step number" in OP1
Copy "step number" in OP2
Exit if error in command param
Copy contents of OP1 into OP3
Get "to" operand in OP1
"to" operand invalid, error exit
Copy the contents
of the 3-byte operand
OP1 into the 3-byte temp operand in
memory locations
\$0AB9-\$0AB8-\$0AB7
Difference:OP1-OP3 in OP1
Copy the contents of
3-byte OP1

| B9A5: | 8564 | STA | $* \$ 64$ |
| :--- | :--- | :--- | :--- |
| B9A7: | A5 62 | LDA | $* \$ 62$ |
| B9A9: | 8565 | STA | $* \$ 65$ |
| B9AB: | 90 | 02 | BCC |
| B9AD $:$ | 18 | CLC |  |
| B9AE $:$ | 24 |  | .Byte $\$ 24$ |


B9AF: 38 SEC

## B9B0: 60 <br> RTS



| B9B1: | 20 | A5 | B7 | JSR | \$B7A5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B9B4: | 20 | B9 | B8 | JSR | \$B8B9 |
| B9B7 : | A9 | 24 |  | LDA | \# \$24 |
| B9B9: | 20 | D2 | FF | JSR | \$FFD2 |
| B9BC: | A5 | 62 |  | LDA | * \$62 |
| B9BE: | F0 | 07 |  | BEQ | \$B9C7 |
| B9C0: | 20 | D2 | B8 | JSR | \$B8D2 |
| B9C3: | 8A |  |  | TXA |  |
| B9C4: | 20 | D2 | FF | JSR | \$FFD2 |
| B9C7: | A5 | 60 |  | LDA | * \$60 |
| B9C9: | A6 | 61 |  | LDX | * \$61 |
| B9CB : | 20 | 9F | B8 | JSR | \$B89F |
| B9CE : | 20 | B9 | B8 | JSR | \$B8B9 |
| B9D1: | A9 | 2B |  | LDA | \# \$2B |
| B9D3: | 20 | D2 | FF | JSR | \$FFD2 |
| B9D6: | 20 | 07 | BA | JSR | \$BA07 |
| B9D9: | A9 | 00 |  | LDA | \# \$00 |
| B9DB: | A2 | 08 |  | LDX | \# \$08 |
| B9DD : | A0 | 03 |  | LDY | \# \$03 |
| B9DF : | 20 | 5D | BA | JSR | \$BA5D |
| B9E2 : | 20 | B9 | B8 | JSR | \$B8B9 |
| B9E5 : | A9 | 26 |  | LDA | \# \$26 |
| B9E7 : | 20 | D2 | FF | JSR | \$FFD2 |
| B9EA : | A9 | 00 |  | LDA | \# \$00 |

operand
in the OP2
operand
If OP1 > OP3, then error exit Clear carry as marker for OK Skip to \$B9B0 (RTS)

Routine exit for error encountered

Set carry = error-found marker Return from the subroutine

Output for conversion command ( $\& \%+\$$ )

Get the conversion value in OP1 output <Cr> <Esc-Q> <space> Load accu with <\$>
Kernal BSOUT: output a char.
Load hi of the 3-byte conv.value If $\$ 00$, suppress leading zeros Acc in 2-byte ASCII: hi=A,lo=X ASCII for low nibble in acc Kernal BSOUT: output a char Load lo of the 3-byte conv.value Load mid of 3-byte conv value Output theses as 4 ASCII chars output <Cr> <Esc-Q> <space> Load acc with <+> Kernal BSOUT: output a char Convert OP1 to decimal Marker for leading-zero suppres Output 8 characters
Every 4 bits is an output digit
Output AA0-AA3 as a decimal \# Output <Cr> <Esc-Q) <space> Load acc with <\&> Kernal BSOUT: output a char Marker for leading-zero suppres

| B9EC: | A2 | 08 |  | LDX |  | \$08 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B9EE: | A0 | 02 |  | LDY | \# | \$02 |
| B9F0: | 20 | 47 | BA | JSR |  | BA47 |
| B9F3: | 20 | B9 | B8 | JSR |  | B8B9 |
| B9F6: | A9 | 25 |  | LDA | \# | \$25 |
| B9F8: | 20 | D2 | FF | JSR |  | FFD2 |
| B9FB: | A9 | 00 |  | LDA | \# | \$00 |
| B9FD: | A2 | 18 |  | LDX | \# | \$18 |
| B9FF: | A0 | 00 |  | LDY | \# | \$00 |
| BA01: | 20 | 47 | BA | JSR |  | BA47 |
| BA0 4 : | 4 C |  |  | JMP |  | B08B |

BA07: 2001 B9
BA0A: A9 00
BA0C: A2 07
BAOE: 9D AO OA
BA11: CA
BA12: 10 FA
BA14: EE A7 OA
BA17: A0 17
BA19: 08
BA1A: 78
78
BA1C: 4668
BA1E: 6667
BA20: 6666
BA22: 90 0F
BA24: 18
BA25: A2 03
BA27: BD A4 0A
BA2A: 7D A0 0A
BA2D: 9D A0 0A
BA30: CA
BA31: 10 F4
BA33: 18
BA34: A2 03

JSR
\$B901
LDA \# \$00
LDX \# \$07
STA \$0AA0,X
DEX
BPL
INC
LDY
PHP
SEI
SED
LSR
ROR \# \$67
ROR \# \$66
BCC \$BA33
CLC
LDX
LDA
ADC \$0AA0, $X$
STA \$OAAO,X
DEX
BPL \$BA27
CLC
LDX \# \$03

Output 8 characters
Every 3 bits is an output digit
Output AA0-AA3 as an octal \#
Output <Cr> <Esc-q> <space>
Load accumulator with <\%>
Kernal BSOUT: output a char Marker leading-zero suppression Output 18 characters
Every bit is an output digit Output AA0-AA3 in binary Jump to input wait loop

Convert contents of OP1 to an 8 -place decimal number in AA0-AA4

Copy contents of OP1 into OP3
Clear AA0-AA3 for decimal number
Clear AA4-AA7 as temp counter for decimal conversion
Init. one's place of temp counter with <1>
Loop cntr for conversion steps
Store dec. and interrupt status
Disable all system interrupts
Decimal mode ON
Divide 3-byte value in OP3
by <2>
NO REMAINDER-skip dec. add Clear carry for decimal addition If a remainder is left from the division, add the contents of the four-byte temp counter which is held (as power of 2) in output memory
(4 bytes=8 digits)
Clear carry for decimal addition
Multiply contents of 4-byte

| BA3 6 : | BD A4 | OA | IDA | \$OAA $4, \mathrm{X}$ |
| :---: | :---: | :---: | :---: | :---: |
| BA3 9 : | 7D A4 | OA | ADC | \$0AA $4, \mathrm{X}$ |
| BA3C: | 9D A4 | OA | STA | \$OAA $4, \mathrm{X}$ |
| BA3F: | CA |  | DEX |  |
| BA40: | 10 F 4 |  | BPL | \$BA36 |
| BA42 : | 88 |  | DEY |  |
| BA43: | 10 D7 |  | BPL | \$BA1C |
| BA45: | 28 |  | PLP |  |
| BA46: | 60 |  | RTS |  |


| BA47 : | 48 |  |  | PHA |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BA48: | A5 | 60 |  | IDA | * \$60 |
| BA4A: | 8D | A2 | OA | STA | \$0AA2 |
| BA4D : | A5 | 61 |  | LDA | * \$61 |
| BA4F | 8D | A1 | OA | STA | \$0AA1 |
| BA52 : | A5 | 62 |  | LDA | * \$62 |
| BA54: | 8D | A0 | OA | STA | \$0AA0 |
| BA57 : | A9 | 00 |  | LDA | \# \$00 |
| BA5 9 : | 8D | A3 | OA | STA | \$0AA3 |
| BA5C : | 68 |  |  | PLA |  |



| BA5D : | 8D | B4 | OA | STA | \$0AB4 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BA60: | 8C | B6 | OA | STY | \$0AB6 |
| BA63: | AC | B6 | OA | LDY | \$0AB6 |
| BA66: | A9 | 00 |  | LDA | \# \$00 |
| BA68: | OE | A3 | OA | ASL | \$0AA3 |
| BA6B : | 2E | A2 | OA | ROL | \$0AA2 |
| BA6E : | 2E | A1 | $0 A$ | ROL | \$0AA1 |
| BA71: | 2E | A0 | 0 A | ROL | \$0AA0 |
| BA74: | 2A |  |  | ROL | A |
| BA75 : | 88 |  |  | DEY |  |
| BA76: | 10 | F0 |  | BPL | \$BA68 |
| BA7 8 : | A8 |  |  | TAY |  |
| BA79: | D0 | 09 |  | BNE | \$BA84 |

counter by <2>
The contents of the temp counter are always the power-of-two of the bit being processed in OP3

Decrement loop counter by 1 until all steps are processed amounts to an SED \&CLI cmd Return from subroutine

Convert 3-byte OP1 operand to 4-byte output operand OPA

Put acc contents on stack
Copy OP1 (low-byte) into
OPA (middle-low-byte)
Copy OP1 (middle) into
OPA (middle-high)
Copy OP1 (high) into OPA (high)
Load acc with 00 and copy into OPA (low)
Restore acc contents from stack
Output of the OPA operand corresponds to X \& Y registers

Set flag for zero-suppression
Store bit \# for 1 output digit
Get bit \# for 1 output digit Initialize acc as output storage
Shift contents of 4-byte output operand one bit position to the left. Store MSB in accu
Bit counter for 1 output digit - 1
Loop until a digit is in acc Secure output digit in $Y$ If not equal to 0 , then output

| BA7B: | E0 | 01 | CPX | \# \$01 |
| :--- | :--- | :--- | :--- | :--- |
| BA7D: | F0 | 05 | BEQ | \$BA84 |
| BA7F: | AC B4 | 0A | LDY | \$0AB4 |
| BA82: | F0 08 |  | BEQ | \$BA8C |
| BA84: | EE B4 | 0A | INC | \$0AB4 |
| BA87: | 09 | 30 | ORA | \# \$30 |
| BA89: | 20 | D2 | FF | JSR |
| BA8C: | CA |  | DEX |  |
| BA8D : | D0 D4 | BNE | \$BA63 |  |
| BA8F: | 60 |  | RTS |  |

******************************

| BA90: | D0 03 | BNE $\$$ BA95 |
| :--- | :--- | :--- | :--- |
| BA92: | A2 08 | LDX \# $\$ 08$ |
| BA94: | $2 C$ | .Byte $\$ 2 C$ |



| BA95 : | A6 | 60 | LDX | * \$60 |
| :---: | :---: | :---: | :---: | :---: |
| BA97: | E0 | 04 | CPX | \# \$04 |
| BA99: | 90 | 65 | BCC | \$BB00 |
| BA9B: | E0 | 1 F | CPX | \# \$1F |
| BA9D: | B0 | 61 | BCS | \$BB00 |
| BA9F: | 86 | 60 | STX | * \$60 |
| BAA1: | A9 | 00 | LDA | \# \$00 |
| BAA3: | 85 | 62 | STA | * \$62 |
| BAA5: | 85 | B7 | STA | * \$B7 |
| BAA7 : | AA |  | TAX |  |
| BAA8 : | 20 | 68 FF | JSR | \$FF68 |
| BAAB : | 20 | E9 B8 | JSR | \$B8E9 |
| BAAE : | C6 | 7A | DEC | * \$7A |
| BAB0: | C9 | 24 | CMP | \# \$24 |
| BAB2 : | F0 | 4 F | BEQ | \$BB03 |
| BAB4 : | A9 | 00 | LDA | \# \$00 |
| BAB6: | A6 | 60 | LDX | * \$60 |

Test for 1st place
Yes, output digit in any case
Load zero-suppression flag Still active, don't output zero Turn off zero suppression
Load acc with <space> char. Kernal BSOUT: output a char Loop counter for num. of digits Not equal 0--output next digit Return from subroutine

Monitor command: @ (Disk command)

> Device addree identifier present Set standard device address (8) skip to \$BA97

Disk command routine with parameter for device address

Get device \# from OP1 (low) Device number $<4$ is invalid
Display <?>--go input wait loop
Device address $>30$ is invalid
Display <?>--go input wait loop Store device \# in OP1 (low) Load bank \# for LSV \& filename Store in OP1 bank byte
Set filename length to 0
Clear acc + X-reg for SETBNK Kernal SETBNK: Bank \# for LSV+filename
Read a char. from input buffer Displ. pointer input buf -1 (like CHRGOT)
Is char. read a < $\$>$ ?
Yes, then output directory Logical file number (0) in acc Get device \# from OP1 (low)

| BAB8: | A0 | 0 F |  | LDY |
| :--- | :--- | :--- | :--- | :--- | \# \$0F

*****************************

| BB03: | A0 FF | LDY \# \$FF |  |
| :--- | :--- | :--- | :--- |
| BB05: | A6 7A | LDX | $\star \$ 7 A$ |
| BB07: | CA | DEX |  |
| BB08: | C8 | INY |  |
| BB09: | E8 | INX |  |
| BB0A: | BD 0002 | LDA $\$ 0200, X$ |  |

Set secondary addr. (15)
Kernal SETLFS: Set file param.
Kernal OPEN: Open file
OPEN error--CLRCH \& exit
Logical file (0) set as output
Kernal CKOUT: Set out channel
If error occurs, then exit
Set display ptr. to input buffer and set to next char.
Read char. -input buffer, display
Cmd-end--close cmd channel
Kernal BSOUT: output a char
OK, output next character
Kernal CLRCH: I/O chnl reset
$<\mathrm{C} / \mathrm{R}>+$ clear rest of line
Set logical file (0) as input
Kernal CHKIN: Set input chnl
If error occurs, then exit
Kernal BASIN: read a character
Kernal BSOUT: output a char
Has <CR> been printed?
Yes, CLRCH and exit routine
Load system status in acc
Mask out bit 6 (= end-of-file)
No error? Continue...
Kernal CLRCH: I/O chnl reset
Completely close logical file (0)
Set carry for CLOSE routine
Kernal CLOSE: Close file
Jump to input wait loop
Display <?>--go input wait loop
Routine for disk directory
Set filename length counter to -1
Get display pntr to input buffer and set to preceding char. Increment filename counter Display pointer to next char. Read char. -input buf., display

| OD: | D0 | F9 | BNE | \$BB08 | No cmd-end, then next char. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BB0F | 98 |  | TYA |  | Copy filename length into A |
| BB10 : | A6 | 7A | LDX | * \$7A | Load filename addr.(low) X-reg |
| BB12 : | A0 | 02 | LDY | \# \$02 | Load filename addr.(hi) Y-reg |
| BB14: | 20 | BD FF | JSR | \$FFBD | Kernal SETNAM: Set filename |
| BB17: | A9 | 00 | LDA | \# \$00 | Logical file (0) in acc |
| BB19 : | A6 | 60 | LDX | \$60 | Get dvc \# from OP1 (low) |
| BB1B: | A0 | 60 | LDY | \# \$60 | Get secondary address (96) |
| BB1D: | 20 | BA FF | JSR | \$FFBA | Kernal SETLFS: Set file param. |
| BB20: | 20 | CO FF | JSR | \$FFC0 | Kernal OPEN: Open file |
| BB23: | B0 | CF | BCS | \$BAF4 | If error occurs, then exit |
| BB25 : | A2 | 00 | LDX | \# \$00 | Set log. file (0) as input |
| BB27 : | 20 | C6 FF | JSR | \$FFC6 | Kernal CHKIN: Set input chnl |
| BB2A : | 20 | B4 B8 | JSR | \$B8B4 | $<\mathrm{C} / \mathrm{R}>+$ clear rest of line |
| BB2D : | A0 | 03 | LDY | \# \$03 | Counter reads first |
| BB2F : | 84 | 63 | STY | * \$63 | six directory bytes |
| BB31: | 20 | CF FF | JSR | \$FFCF | Kernal BASIN: read a character |
| BB34: | 85 | 60 | STA | * \$60 | Store dir char. in OP1 (low) |
| BB36: | A5 | 90 | DA | * \$90 | Load system status in acc |
| BB38 : | D0 | BA | BNE | \$BAF4 | If error occurs, then exit |
| BB3A: | 20 | CF FF | JSR | \$FFCF | Kernal BASIN: read a character |
| BB3D : | 85 | 61 | STA | * \$61 | Store directory char. in OP1 (hi) |
| BB3F: | A5 | 90 | LDA | * \$90 | Load system status in acc |
| BB41: | D0 | B1 | BNE | \$BAF4 | If error occurs, then exit |
| BB43: | C6 | 63 | DEC | * \$63 | Decrement dir. bytes skip entr |
| BB45 : | D0 | EA | BNE | \$BB31 | Not equal to 0, read more bytes |
| BB47 | 20 | 07 BA | JSR | \$BA07 | Prep. \& display OP1 contents |
| BB4A: | A9 | 00 | LDA | \# \$00 | in decimal form: Output the |
| BB4C : | A2 | 08 | LDX | \# \$08 | length of a directory entry |
| BB4E: | A0 | 03 | LDY | \# \$03 | and number |
| BB50 : | 20 | 5D BA | JSR | \$BA5D | of blocks free |
| BB53: | A9 | 20 | LDA | \# \$20 | Load acc with a <space> char. |
| BB55: | 20 | D2 FF | JSR | \$FFD2 | Kernal BSOUT: Char, output |
| BB58: | 20 | CF FF | JSR | \$FFCF | Kernal BASIN: Read a character |
| BB5B: | F0 | 09 | BEQ | \$BB66 | \$0 is signal - end of 1st dir. line |
| BB5D : | A6 | 90 | LDX | \$90 | Load system STATUS in X-reg |
| BB5F : | D0 | 93 | BNE | \$BAF4 | If error occurs, then exit |
| BB61: | 20 | D2 FF | JSR | \$FFD2 | Kernal BSOUT: print a character |
| BB64: | 90 | F2 | BCC | \$BB58 | Output next char. in dir. line |
| BB66: | 20 | B4 B8 | JSR | \$B8B4 | $<\mathrm{C} / \mathrm{R}>+$ clear rest of line |


| BB69: | 20 E1 FF | JSR | \$FFE1 |
| :--- | :--- | :--- | :--- | :--- |
| BB6C: | F0 86 | BEQ | \$BAF4 |
| BB6E: | A0 02 | LDY | $\# \$ 02$ |
| BB70: | D0 BD | BNE | \$BB2F |

******************************

BB72: FF FF FF...
BFFB: . . . FF FF FF
BFFE: $003 A$
***************

Kernal STOP: test for STOP key If STOP, goto exit routine Read counter for 4 dir. bytes Unconditional jump to dir. read END OF ROM monitor

Fill characters

| C000: | 4 C | 7B | C0 | JMP | \$C07B |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C003: | 4C | 34 | CC | JMP | \$CC34 |
| C006: | 4 C | 34 | C2 | JMP | \$C234 |
| C009 : | 4 C | 9B | C2 | JMP | \$C29B |
| C00C: | 4 C | 2D | C7 | JMP | \$C72D |
| C00F: | 4 C | 5B | CC | JMP | \$CC5B |
| C012: | 4 C | 5D | C5 | JMP | \$C55D |
|  | 4 C | 87 | FC | JMP | \$FC87 |
| C015: | 4 C | 51 | C6 | JMP | \$C651 |
| C018: | 4 C | 6A | CC | JMP | \$CC6A |
| C01B: | 4 C | 57 | CD | JMP | \$CD57 |
| C01E: | 4 C | C1 | C9 | JMP | \$C9C1 |
| C021: | 4C | A2 | CC | JMP | \$CCA2 |
| C024: | 4 C | 94 | C1 | JMP | \$C194 |
| C027: | 4 C | OC | CE | JMP | \$CE0C |
| C02A: | 4C | 2E | $C D$ | JMP | \$CD2E |
| C02D : | 4 C | 1B | CA | JMP | \$CA1B |

C030: FF FF FF
******************************

C033: 00285078 AO C8 FO 18
C03B: 406890 B8 E0 083058
C043: 80 A8 D0 F8 20487098
C04B: C0
******************************

C04C: 0404040404040405
C054: 0505050505060606
C05C: 0606060607070707
C064: 07


Jump table for editor routines
CINT initializes editor $\&$ screen DISPLAY char in A , color in X LP2 gets a char from IRQ buffer
LOOP5 a char from the screen PRINT vector for screen output SCRORG returns screen width KEY read key
(International versions only) REPEAT the keyboard logic PLOT sets/reads cursor position CURSOR moves 80-cln cursor ESCAPE outputs ESC sequence PFKEY defines a function key IRQ jumps to editor IRQ routine INIT80 initializes 80 -column SWAPPER exch. 40/80 column WINDOW sets left/top or right/lower corner of window Free for future extensions

Line starts, low bytes
\$0400, \$0428, \$0450
\$0478, \$04A0, \$04C8
\$04F0, \$0518, \$0540
\$0568, \$0590, \$05B8
Line starts, high bytes
\$05E0, \$0608, \$0630
\$0658, \$0680, \$06A8
\$06D0, \$06F8, \$0720
\$0748, \$0770, \$0798, \$07C0
Character output and keyboard vectors
Entry: char output with CTRL Entry: char output with SHIFT

| C069: | C1 C9 | (\$C9C1) |
| :---: | :---: | :---: |
| C06B : | E1 C5 | (\$C5E1) |
| C06D : | AD C6 | (\$C6AD) |
| ****************************** |  |  |
| C06F: | 80 FA | (\$FA80) |
| C071: | D9 FA | (\$FAD9) |
| C073: | 32 FB | (\$FB32) |
| C075: | 8B FB | (\$FB8B) |
| C077: | 80 FA | (\$FA80) |
| C079: | E4 FB | (\$FBE4) |



| C07B: | A9 | 03 |  | LDA | \# \$03 | Two highest-order bits of base |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C07D: | OD | 00 | DD | ORA | \$DD00 | Set video because active-low |
| C080: | 8D | 00 | DD | STA | \$DD00 | And save again |
| C083: | A9 | FB |  | LDA | \# \$FB | Clear bit 2 of the data-direction |
| C085: | 25 | 01 |  | AND | * \$01 | Register and then set bit 1 of the |
| C087: | 09 | 02 |  | ORA | \# \$02 | Data direction register and |
| C089: | 85 | 01 |  | STA | * \$01 | Save again |
| C08B: | 20 | CC | FF | JSR | \$FFCC | Kernal CLRCH: reset I/O chnls |
| C08E: | A9 | 00 |  | LDA | \# \$00 | Reset filter, volume, and entry in |
| C090: | 20 | 80 | FC | JSR | \$FC80 | Table for logged in cards |
| C093: | 85 | D8 |  | STA | * \$D8 | Set text screen flag to "text" |
| C095: | 85 | D7 |  | STA | * \$D7 | Set 40/80 column flag to "40" |
| C097: | 85 | D0 |  | STA | * \$D0 | Clear keyboard buffer queue |
| C099: | 85 | D1 |  | STA | * \$D1 | Clear function key flag |
| C09B: | 85 | D6 |  | STA | * \$D6 | Reset keyboard input/get flag |
| C09D: | 8D | 21 | OA | STA | \$0A21 | Reset pause (Ctrl-S) flag |
| COAO: | 8D | 26 | OA | STA | \$0A26 | Reset cursor-flash flag |
| COA3: | 85 | D9 |  | STA | * \$D9 | Pointer - char set in RAM/ROM |
| C0A5: | 8D | 2E | OA | STA | \$0A2E | Base address - screen text RAM |
| C0A8: | A9 | 14 |  | LDA | \# \$14 | Init. value for base pointer |
| COAA: | 8 D | 2C | 0 A | STA | \$0A2C | Text screen/char base pointer |
| COAD: | A9 | 78 |  | LDA | \# \$78 | Initialization value bit-map base |
| COAF : | 8D | 2D | OA | STA | \$0A2D | Initialize bit-map base |


| C0B2 : | A9 | 08 |  | LDA | \# \$08 | Initialization value attribute RAM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C0B4 : | 8D | 2 F | OA | STA | \$0A2F | Initialize attribute RAM base |
| C0B7 : | AD | 4C | C0 | LDA | \$C04C | Load initialization value (\$04) |
| COBA: | 8D | 3B | OA | STA | \$0A3B | Initialize PAL system pointer |
| COBD : | A9 | OA |  | LDA | \# \$0A | Start value-keyboard buffer size |
| COBF : | 8D | 20 | OA | STA | \$0A20 | Init. flag - keyboard buffer size |
| C0C2 : | 8D | 28 | OA | STA | \$0A28 | Count pointer for flashing cursor |
| C0C5: | 8D | 27 | OA | STA | \$0A27 | Flag for cursor flash mode |
| C0C8 : | 8D | 24 | 0A | STA | \$0A24 | Flag: keyboard repeat delay |
| C0CB | A9 | 04 |  | LDA | \# \$04 | Start value for count speed |
| C0CD : | 8D | 23 | OA | STA | \$0A23 | Flag: repeat speed |
| CODO : | 20 | 83 | C9 | JSR | \$C983 | Initialize TAB positions |
| COD3: | 8D | 22 | OA | STA | \$0A22 | Flag for keyboard repeat pointer |
| COD6: | OD | 05 | D5 | ORA | \$D505 | Set the fast serial control bit in |
| COD9 : | 8D | 05 | D5 | STA | \$D505 | the MCR of the MMU |
| CODC: | A9 | 60 |  | LDA | \# \$60 | Start value current cursor mode |
| CODE: | 8D | 2B | OA | STA | \$0A2B | Flag for current cursor mode |
| COE1: | A9 | D0 |  | LDA | \# \$D0 | Initialization value for the system |
| COE3: | 8D | 34 | OA | STA | \$0A34 | pointers: clear/move line |
| C0E6: | A2 | 1A |  | IDX | \# \$1A | Loop counter for z-page init. |
| C0E8: | BD | 74 | CE | LDA | \$CE74, X | ROM copy of the 40-clm screen |
| COEB : | 95 | E0 |  | STA | * \$E0,X | Copy start values in zero page |
| COED : | BD | 8 E | CE | LDA | \$CE8E, X | ROM copy of the $80-\mathrm{clm}$ screen |
| C0F0: | 9D | 40 | OA | STA | \$0A40, X | Copy start values into RAM |
| C0F3: | CA |  |  | DEX |  | Decrement loop counter by 1 |
| C0F4: | 10 | F2 |  | BPL | \$COE8 | Loop until all values transferred |
| C0F6: | A2 | 09 |  | LDX | \# \$09 | Loop counter for page 3 init. |
| C0F8: | BD | 65 | C0 | LDA | \$C065, X | ROM copy of the character and |
| C0FB : | 9D | 34 | 03 | STA | \$0334, X | Keyboard vectors into RAM area |
| C0FE: | CA |  |  | DEX |  | Decrement loop counter by 1 |
| C0FF: | 10 | F7 |  | BPL | \$C0F8 | Loop until all values transferred |
| C101: | 2 C | 04 | OA | BIT | \$0A04 | Check bit 6 of the init. flag |
| C104: | 70 | 1E |  | BVS | \$C124 | Bit set, then skip |
| C106: | A2 | OB |  | LDX | \# \$0B | Loop counter for page 3 init. |
| C108: | BD | 6F | C0 | LDA | \$C06F, X | ROM copy of the keyboard de- |
| C10B: | 9D | 3E | 03 | STA | \$033E, X | coder. Table vectors RAM area |
| C10E: | CA |  |  | DEX |  | Decrement loop counter by 1 |
| C10F: | 10 | F7 |  | BPL | \$C108 | Loop until all values transferred |
| C111: | A2 | 4C |  | LDX | \# \$4C | Loop entr for function key init. |
| C113: | BD | A8 | CE | LDA | \$CEA8, X | Copy ROM copy of the f-key |


| C116: | 9D | 00 | 10 | STA | \$1000, X |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C119: | CA |  |  | DEX |  |
| C11A: | 10 | F7 |  | BPL | \$C113 |
| C11C: | A9 | 40 |  | LDA | \# \$40 |
| C11E: | OD | 04 | OA | ORA | \$0A04 |
| C121: | 8D | 04 | 0A | STA | \$0A04 |
| C124: | 20 | 2E | CD | JSR | \$CD2E |
| C127: | 20 | 83 | C9 | JSR | \$C983 |
| C12A: | 20 | 24 | CA | JSR | \$CA24 |
| C12D: | 20 | 42 | C1 | JSR | \$C142 |
| C130: | 20 | 2E | $C D$ | JSR | \$CD2E |
| C133: | 20 | 24 | CA | JSR | \$CA24 |
| C136: | 20 | 42 | C1 | JSR | \$C142 |
| C139: | 2C | 05 | D5 | BIT | \$D505 |
| C13C: | 30 | 03 |  | BMI | \$C141 |
| C13E: | 20 | 2E | $C D$ | JSR | \$CD2E |
| C141: | 60 |  |  | RTS |  |

****************

| C142: | 20 | 50 | C1 | JSR | \$C150 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C145: | 20 | 5E | C1 | JSR | \$C15E |
| C148: | 20 | A5 | C4 | JSR | \$C4A5 |
| C1.4B: | E4 | E4 |  | CPX | * \$E4 |
| C14D: | E8 |  |  | INX |  |
| C14E: | 90 | F5 |  | BCC | \$C145 |

******************************

| C150: | A6 E5 | LDX | $\star$ SE5 |
| :--- | :--- | :--- | :--- |
| C152: | 86 EB | STX | $\star$ \$EB |
| C154: | 86 E 8 | STX | $\star$ \$E8 |
| C156: | A4 E6 | LDY | $\star$ \$E6 |
| C158: | 84 EC | STY | $\star \$ E C$ |
| C15A: | 84 E 9 | STY | $\star$ \$E9 |

lengths and strings into RAM
Decrement loop counter by 1
Loop until all values transferred
Set bit 6 to "ON" and combine
with initialization flag
Place result in init. flag
Switch 40/80 column mode
Reset the tabs
Window=whole screen
CLR/HOME
Switch 40/80-column mode
Window=whole screen
CLR/HOME
Test if 40/80-column mode Jump if 80
Switch 40/80-column mode Return from subtroutine

Clear window (CLR/HOME)
Cursor home
Calculate start address of line $\mathbf{X}$
Clear line X
Compare lower window border Increment line pointer If lower border not reached

Cursor home in window
Load upper window border into X-reg. Write curent cursor line Store as start input line Load left window border Y-reg Store the current cursor column And as start input column
******************************

| C15C: | A6 | EB |  | LDX | * \$EB |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C15E: | BD | 33 | C0 | LDA | \$C033, X |
| C161: | 24 | D7 |  | BIT | * \$D7 |
| C163: | 10 | 01 |  | BPL | \$C166 |
| C165: | OA |  |  | ASL | A |
| C166: | 85 | E0 |  | STA | * \$E0 |
| C168: | BD | 4C | C 0 | LDA | \$C04C, X |
| C16B: | 29 | 03 |  | AND | \# \$03 |
| C16D: | 24 | D7 |  | BIT | * \$D7 |
| C16F: | 10 | 06 |  | BPL | \$C177 |
| C171: | 2A |  |  | ROL | A |
| C172: | OD | 2 E | OA | ORA | \$0A2E |
| C175: | 90 | 03 |  | BCC | \$C17A |
| C177: | OD | 3B | OA | ORA | \$0A3B |
| C17A: | 85 | E1 |  | STA | * \$E1 |

*****************************

| C17C: | A5 E0 | LDA | * \$E0 |
| :---: | :---: | :---: | :---: |
| C17E: | 85 E2 | STA | * \$E2 |
| C180: | A5 E1 | LDA | * \$E1 |
| C182: | 24 D7 | BIT | * \$D7 |
| C184: | 1007 | BPL | \$C18D |
| C186: | 2907 | AND | \# \$07 |
| C188: | OD 2F 0A | ORA | \$0A2F |
| C18B: | D0 04 | BNE | \$C191 |
| C18D: | 2903 | AND | \# \$03 |
| C18F: | 09 D8 | ORA | \# \$D8 |
| C191: | 85 E3 | STA | * \$E3 |
| C193: | 60 | RTS |  |

*******************************

C194: 38
C195: AD 19 DO
C198: 2901
C19A: F0 07
C19C: 8D 19 D0

SEC
LDA \$D019
AND \# \$01
BEQ \$C1A3
STA \$D019

Set address of current line
Get current cursor line in X-reg
Get low-byte of start line
Test 40/80-column mode
Jump if 40-column mode
Otherwise address times two
Store low byte
Get high byte of the start line
Mask out bits 2-7=X MOD 4
Test 40/80-column mode Jump if 40-column mode
Else shift carry into high byte And add to video start address Unconditional jump to \$C17A
Video start address 40-column Store high byte

## Adapt attribute RAM address

Current screen line, low byte
To low byte of attrbute address
Get high byte current screen line
Test for 40/80-column mode
40-column mode is active
Mask out bits 3-7
Add attrbute RAM base
Unconditional jump
Mask out bits 2-7
Add base of color RAM
Store the attribute high byte
Return from the subroutine
IRQ routine
Set carry flag as FLAG
Load IRR from VIC
Test raster-line interrupt bit
If not set then jump
Clear the register

| C19F: | A5 D8 | LDA | * \$D8 |
| :---: | :---: | :---: | :---: |
| C1A1: | C9 FF | CMP | \# \$FF |
| C1A3: | F0 6F | BEQ | \$C214 |
| C1A5: | 2C 11 D0 | BIT | \$D011 |
| C1A8: | 3004 | BMI | \$C1AE |
| C1AA: | 2940 | AND | \# \$40 |
| C1AC: | D0 31 | BNE | \$C1DF |
| ClAE: | 38 | SEC |  |
| C1AF: | A5 D8 | LDA | * \$D8 |
| C1B1: | F0 2C | BEQ | \$C1DF |
| C1B3: | 24 D8 | BIT | * \$D8 |
| C1B5: | 5006 | BVC | \$C1BD |
| C1B7: | AD 34 OA | LDA | \$0A34 |
| C1BA: | 8D 12 DO | STA | \$D012 |
| C1BD: | A5 01 | LDA | * \$01 |
| C1BF: | 29 FD | AND | \# \$FD |
| C1C1: | 0904 | ORA | \# \$04 |
| C1C3: | 48 | PHA |  |
| C1C4: | AD 2D 0A | LDA | \$0A2D |
| C1C7: | 48 | PHA |  |
| C1C8: | AD 11 D0 | LDA | \$D011 |
| C1CB: | 297 F | AND | \# \$7F |
| C1CD: | 0920 | ORA | \# \$20 |
| C1CF: | A8 | TAY |  |
| C1D0: | AD 16 D 0 | LDA | \$D016 |
| C1D3: | 24 D8 | BIT | * \$D8 |
| C1D5: | 3003 | BMI | \$C1DA |
| C1D7: | 29 EF | AND | \# \$EF |
| C1D9: | 2C | . Byt | \$2C |
| C1DA: | 0910 | ORA | \# \$10 |
| C1DC: | AA | TAX |  |
| C1DD: | D0 28 | BNE | \$C207 |

*********大********************

| C1DF: | A9 FF | LDA | $\# \$ F F$ |  |
| :--- | :--- | :--- | :--- | :--- |
| C1E1: | 8D 12 D0 | STA | \$D012 |  |
| C1E4: | A5 01 | LDA | $\star \$ 01$ |  |
| C1E6: | 09 | 02 | ORA | $\# \$ 02$ |
| C1E8: | 29 | FB | AND | $\# \$ F B$ |

Test text/graphics
If graphics screen enabled
Then to appropriate routine
Test VIC control register 1
High byte of rester line is set
Test extended-color mode
Is set
Setset carry as FLAG
Get text/graphic mode
Text mode - jump
Test text/graphic mode
Bit 6=0 means no raster line
IRQ. Else get raster line and refresh storage
Get data-direction register and
Mask out bits 0-1
Set bit 2 of the register
And save configuration on stack
Base address of the graphics
Save base address on stack
Get control register 1 of the VIC
Clear raster line 1 carry and
Set standard bit-map mode
Control register to $Y$
Get VIC control register 2
Test text/graphic register
Multi-color mode set
Clear multi-color bit
Skip to \$C1DC
Set multi-color bit
Control register 2 to $\mathbf{X}$
Unconditional jump
Text mode
Raster line is last line
Store as raster line
Get data direction register
Set bit 1 of the register
And clear bit 2

| C1EA: |  |  |  | ORA | * \$D9 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C1EC: | 48 |  |  | PHA |  |
| C1ED: | AD | 2C | OA | LDA | \$0A2C |
| C1F0: | 48 |  |  | PHA |  |
| C1F1: | AD | 11 | DO | LDA | \$D011 |
| C1F4: | 29 | 5F |  | AND | \# \$5F |
| C1F6: | A8 |  |  | TAY |  |
| C1F7: | AD | 16 | DO | IDA | \$D016 |
| C1FA: | 29 | EF |  | AND | \# \$EF |
| C1FC: | AA |  |  | TAX |  |
| C1FD: | B0 | 08 |  | BCS | \$C207 |
| C1FF: | A2 | 07 |  | LDX | \# \$07 |
| C201: | CA |  |  | DEX |  |
| C202: | DO | FD |  | BNE | \$C201 |
| C204: | EA |  |  | NOP |  |
| C205: | EA |  |  | NOP |  |
| C206: | AA |  |  | TAX |  |


| C207: | 68 |  | PLA |  |
| :---: | :---: | :---: | :---: | :---: |
| C208 : | 8D | 18 DO | STA | \$D018 |
| C20B: | 68 |  | PLA |  |
| C20C : | 85 |  | STA | * \$01 |
| C20E : | 8 C | 11 D0 | STY | \$D011 |
| C211: | 8E | 16 DO | STX | \$D016 |
| C214: | B0 | 13 | BCS | \$C229 |
| C216: | AD | 30 D0 | LDA | \$D030 |
| C219: | 29 | 01 | AND | \# \$01 |
| C21B: | F0 | 0C | BEQ | \$C229 |
| C21D: | A5 | D8 | IDA | * \$D8 |
| C21F: | 29 | 40 | AND | \# \$40 |
| C221: | FO | 06 | BEQ | \$C229 |
| C223: | AD | 11 D0 | LDA | \$D011 |
| C226: | 10 | 01 | BPL | \$C229 |
| C228: | 38 |  | SEC |  |
| C229: | 58 |  | CLI |  |
| C22A: | 90 | 07 | BCC | \$C233 |
| C22C: | 20 | 87 FC | JSR | \$FC87 |
| C22F: | 20 | E7 C6 | JSR | \$C6E7 |

Bit 2 is then cleared If CHARROM in RAM. Also storebase address of text/graphic On the stack
Get VIC control register
Clear carry and graphics
Control register 1 to Y
Get VIC control register 2
Clear multi-color bit
Control register 2 to X
Carry set=don't wait
X is counter for delay loop
Decrement the counter
And jump if not done
Two NOPs in the delay loop
To perfect it
Control register 2 back to X
Set the IRQ register
Get base address back
And base address to VIC
Get data direction register from
Stack and save
Control register 1 to VIC
And control register 2 to VIC
If carry set then skip
Get $1 / 2 \mathrm{MHz}$ clock register
Mask out relevant bit
Jump if 1 MHz
Get text/graphic mode
Test raster-line interrupt bit
No raster-line interrupt
Get control register 1
No carry - jump
Set carry as FLAG
Enable all system interrupts
Done if FLAG not set
Call the kernal routine KEY
Let VIC cursor flash

| C232: | 38 | SEC |  | Set carry for OK |
| :---: | :---: | :---: | :---: | :---: |
| C233: | 60 | RTS |  | Return from subroutine |
| ***************************** |  |  |  | Get character from KEY |
| C234: | A6 D1 | LDX | * \$D1 | Must characters be fetched from keyboard buffer? NO Get pointer to KEY buffer Get character from KEY table Decrement the character counter Increment the pointer Enable all system interrupts Clear carry for "char. fetched" Return from subroutine |
| C236: | F0 OC | BEQ | \$C244 |  |
| C238: | A4 D2 | LDY | * \$D2 |  |
| C23A: | B9 OA 10 | LDA | \$100A, Y |  |
| C23D: | C6 D1 | DEC | * \$D1 |  |
| C23F: | E6 D2 | INC | * \$D2 |  |
| C241: | 58 | CLI |  |  |
| C242: | 18 | CLC |  |  |
| C243: | 60 | RTS |  |  |
| ****************************** |  |  |  | Get character from buffer |
| C244: | AC 4A 03 | LDY | \$034A | How many chars in the queue? |
| C247: | BD 4B 03 | LDA | \$034B, X | Get character from queue |
| C24A: | 9D 4A 03 | STA | \$034A, X | And shift forward |
| C24D: | E8 | INX |  | Increment the counter and move |
| C24E: | E4 D0 | CPX | * \$D0 | Characters until all characters in |
| C250: | D0 F5 | BNE | \$C247 | the queue are moved forward |
| C252: | C6 D0 | DEC | * \$D0 | Offset of the keyboard queue -1 |
| C254: | 98 | TYA |  | Character to acc. |
| C255: | 58 | CLI |  | Enable all system interrupts |
| C256: | 18 | CLC |  | Clear carry for "char. fetched" |
| C257: | 60 | RTS |  | Return from subroutine |
| ***** | ********* | ***** | ******** | Get input line (w/<CR>) LOOP4 |
| C258: | 20 2D C7 | JSR | \$C72D | Output character |
| C25B: | 20 6F CD | JSR | \$CD6F | Move cursor |
| C25E: | A5 D0 | LDA | * \$D0 | \# of chars in the keyboard buffer |
| C260: | 05 D 1 | ORA | * \$D1 | Plus \# of chars in KEY buffer |
| C262: | F0 FA | BEQ | \$C25E | If empty then wait |
| C264: | 20 9F CD | JSR | \$CD9F | Set cursor |
| C267: | 2034 C 2 | JSR | \$C234 | Get character from buffer |
| C26A: | C9 OD | CMP | \# \$0D | Is character <CR> |
| C26C: | DO EA | BNE | \$C258 | No, then get next char. |


| C26E: | 85 | D6 |  | STA | * \$D6 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C270: | A9 | 00 |  | LDA | \# \$00 |
| C272: | 85 | F4 |  | STA | * \$F4 |
| C274: | 20 | C3 | CB | JSR | \$CBC3 |
| C277: | 8 E | 30 | OA | STX | \$0A30 |
| C27A: | 20 | B5 | CB | JSR | \$CBB5 |
| C27D : | A4 | E6 |  | LDY | * \$E6 |
| C27F: | A5 | E8 |  | LDA | * \$E8 |
| C281: | 30 | 13 |  | BMI | \$C296 |
| C283: | C5 | EB |  | CMP | * \$EB |
| C285: | 90 | OF |  | BCC | \$C296 |
| C287: | A4 | E9 |  | LDY | * \$E9 |
| C289: | CD | 30 | OA | CMP | \$0A30 |
| C28C: | D0 | 04 |  | BNE | \$C292 |
| C28E: | C4 | EA |  | CPY | * \$EA |
| C290: | F0 | 02 |  | BEQ | \$C294 |
| C292: | B0 | 11 |  | BCS | \$C2A5 |
| C294: | 85 |  |  | STA | * \$EB |
| C296: | 84 | EC |  | STY | * \$EC |
| C298: | 4C | BC | C2 | JMP | \$C2BC |

******************************


## Set input flag

## Clear cursor mode flag

Determine end of input line
Save last column position
Set line start
Load left window-border, Y-reg
Start of running input line
Input line is following line
Compare with current cursor line
Border not reached
Start of running input column
Compare with last input column
Is not the same column
Compare with end of running in
line is reached
Set input/get flag to get
Write current cursor line
Store the current cursor column
Get character at cursor pos./
Get character from screen
Y-register (column) via acc
Save on stack
X-register (line) via
Store on stack
Get input/get flag
To delay loop for GET
No <CR> necessary yet
The input/get flag is set via
The accumulator
ASCII code for <CR>
Compare code for screen with
Standard input device
Input device is screen
compare with standard output d device. Output to screen
BSOUT entry screen
ASCII code for <CR>

| C2BA: | D0 | 39 | BNE | \$C2F5 | Unconditional jump to end |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ****************************** |  |  |  |  | Character at cursor pos in ASCII |
| C2BC: | 20 | 5C C1 | JSR | \$C15C | Get address of current line |
| C2BF: | 20 | 58 CB | JSR | \$CB58 | Character and color at cursor pos |
| C2C2: | 85 | EF | STA | * \$EF | Temp storage for print character |
| C2C4: |  | 3F | AND | \# \$3F | Mask out bits 6/7 |
| C2C6: |  |  | ASL | * \$EF | The character is then converted |
| C2C8: |  |  | BIT | * \$EF | to ASCII |
| C2CA: | 10 | 02 | BPL | \$C2CE | Not a reverse character |
| C2CC: |  | 80 | ORA | \# \$80 | Set bit 7 |
| C2CE : | 90 | 04 | BCC | \$C2D4 | Test former bit 7 |
| C2D0 : |  | F4 | LDX | * \$F4 | Flag for quote mode active |
| C2D2: | D0 | 04 | BNE | \$C2D8 | Is active, then jump |
| C2D 4 : | 70 | 02 | BVS | \$C2D8 | Test former bit 6 |
| C2D6: |  | 40 | ORA | \# \$40 | Set bit 6 for ASCII |
| C2D8: | 20 | FF C2 | JSR | \$C2FF | Test for " and set flags |
| C2DB: | A4 | EB | LDY | * \$EB | Get current cursor line in Y-reg |
| C2DD: | CC | 30 OA | CPY | \$0A30 | Last column already reached? |
| C2E0: | 90 | 0A | BCC | \$C2EC | No, not yet |
| C2E2 : | A4 | EC | LDY | * \$EC | Get current cursor column X-reg |
| C2E4: | C4 | EA | CPY | * \$EA | Compare with end |
| C2E6: | 90 | 04 | BCC | \$C2EC | End line not yet reached |
| C2E8 : | 66 | D6 | ROR | \# \$D6 | Shift carry into bit 7 of \$D6 |
| C2EA: | 30 | 03 | BMI | \$C2EF | If set then new line |
| C2EC: | 20 | ED CB | JSR | \$CBED | Cursor one position right |
| C2EF: | C9 | DE | CMP | \# \$DE | Compare to ASCII "PI" |
| C2F1: | D0 | 02 | BNE | \$C2F5 | Is not pi |
| C2F3: | A9 | FF | LDA | \# \$FF | Else load adapted pi code |
| C2F5: | 85 | EF | STA | * \$EF | Store as print character |
| C2F7: | 68 |  | PLA |  | Get X-register (line) via |
| C2F8: | AA |  | TAX |  | Acc from stack |
| C2F9: | 68 |  | PLA |  | Get Y-register (column) |
| C2FA: | A8 |  | TAY |  | Via ac from stack |
| C2FB: | A5 | EF | LDA | * \$EF | Print char from temp storage |
| C2FD: | 18 |  | CLC |  | Flag for OK |
| C2FE: | 60 |  | RTS |  | Return from the subroutine |


| C2FF: | C9 | 22 | CMP | \# | \$22 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C301: | D0 | 08 | BNE |  | 30B |
| C303: | A5 | F4 | LDA | * | \$F4 |
| C305: | 49 | 01 | EOR | \# | \$01 |
| C307: | 85 | F4 | STA |  | \$F4 |
| C309: | A9 | 22 | LDA | \# | \$22 |
| C30B: | 60 |  | RTS |  |  |

******************************

| C30C: | A5 | EF | LDA | * \$EF |
| :---: | :---: | :---: | :---: | :---: |
| C30E: | 85 | F0 | STA | * \$F0 |
| C310: | 20 | 57 CD | JSR | \$CD57 |
| C313: | A5 | F5 | LDA | * \$F5 |
| C315: | F0 | 02 | BEQ | \$C319 |
| C317: | 46 | F4 | LSR | * \$F4 |
| C319: | 68 |  | PLA |  |
| C31A: | A8 |  | TAY |  |
| C31B: | 68 |  | PLA |  |
| C31C: | AA |  | TAX |  |
| C31D: | 68 |  | PLA |  |
| C31E: | 18 |  | CLC |  |
| C31F: | 60 |  | RTS |  |

******************************

| C320: | 09 | 40 | ORA | \# | \$40 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C322: | A6 | F3 | LDX |  | \$F3 |
| C324: | F0 | 02 | BEQ |  | C328 |
| C326: | 09 | 80 | ORA |  | \$80 |
| C328: | A6 | F5 | LDX |  | \$F5 |
| C32A: | F0 | 02 | BEQ |  | C32E |
| C32C: | C6 | F5 | DEC |  | \$F5 |
| C32E: | 24 | F6 | BIT |  | \$F6 |
| C330: | 10 | 09 | BPL |  | C33B |
| C332: | 48 |  | PHA |  |  |
| C333: | 20 | E3 | JSR |  | C8E3 |


| C336: | A2 00 | LDX | \# \$00 | Set insert-mode flag |
| :---: | :---: | :---: | :---: | :---: |
| C338: | 86 F 5 | STX | * \$F5 | Back to zero |
| C33A: | 68 | PLA |  | Get acc from stack again |
| C33B : | 202 FCC | JSR | \$CC2F | Output character at current pos |
| ****************************** |  |  |  | Cursor at line end |
| C33E: | C4 E7 | CPY | * \$E7 | Compare, right window-border |
| C340: | 90 0A | BCC | \$C34C | Right edge not yet reached |
| C342: | A6 EB | LDX | * \$EB | Get current cursor line in X-reg |
| C344: | E4 E4 | CPX | * \$E4 | Compare, lower window border |
| C346: | 9004 | BCC | \$C34C | Lower border not yet reached |
| C348: | 24 F 8 | BIT | * \$F8 | Test scroll flag |
| C34A: | 3016 | BMI | \$C362 | No scrolling then end |
| C34C: | 20 5C C1 | JSR | \$C15C | Determine start addr of curnt line |
| C34F: | 20 ED CB | JSR | \$CBED | Cursor one character to the right |
| C352: | 90 OE | BCC | \$C362 | No new line |
| C354: | 2074 CB | JSR | \$CB74 | Test line overflow bit |
| C357: | B0 08 | BCS | \$C361 | Line overflow bit is set |
| C359: | 38 | SEC |  | Set carry bit for no scrolling |
| C35A: | 24 F8 | BIT | * \$F8 | Test scroll bit |
| C35C: | $70 \quad 04$ | BVS | \$C362 | Jump if no scrolling |
| C35E: | 20 7C C3 | JSR | \$C37C | Insert line at X |
| C361: | 18 | CLC |  | Clear carry for scrolled |
| C362 : | 60 | RTS |  | Return from the subroutine |
| ****************************** |  |  |  | Perform linefeed |
| C363: | A6 EB | LDX | * \$EB | Get current cursor line in X-reg |
| C365: | E4 E4 | CPX | * \$E4 | Compare, lower window border |
| C367: | 90 OE | BCC | \$C377 | Lower border not yet reached |
| C369: | 24 F 8 | BIT | * \$F8 | Test scroll bit |
| C36B: | 1006 | BPL | \$C373 | Scrolling possible |
| C36D: | A5 E5 | LDA | * \$E5 | Load upper window border, acc |
| C36F: | 85 EB | STA | * \$EB | Write current cursor line |
| C371: | B0 06 | BCS | \$C379 | Unconditional jump to \$C379 |
| C373: | 20 A6 C3 | JSR | \$C3A6 | Scrolling |
| C376: | 18 | CLC |  | Carry clear for OK, scrolled |
| C377 : | E6 EB | INC | * \$EB | Increment curent cursor line by 1 |

C379: 4C 5C C1 JMP \$C15C
*******************************

| C37C: | A6 | E8 |  | LDX | * \$E8 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C37E: | 30 | 06 |  | BMI | \$C386 |
| C380: | E4 | EB |  | CPX | * \$EB |
| C382: | 90 | 02 |  | BCC | \$C386 |
| C384: | E6 | E8 |  | INC | * \$E8 |
| C386: | A6 | E4 |  | LDX | * \$E4 |
| C388: | 20 | 5E | C1 | JSR | \$C15E |
| C38B: | A4 | E6 |  | LDY | * \$E6 |
| C38D: | E4 | EB |  | CPX | * \$EB |
| C38F: | F0 | OF |  | BEQ | \$C3A0 |
| C391: | CA |  |  | DEX |  |
| C392: | 20 | 76 | CB | JSR | \$CB76 |
| C395: | E8 |  |  | INX |  |
| C396: | 20 | 83 | CB | JSR | \$CB83 |
| C399: | CA |  |  | DEX |  |
| C39A: | 20 | OD | C4 | JSR | \$C40D |
| C39D: | 4 C | 88 | C3 | JMP | \$C388 |
| C3A0: | 20 | A5 | C4 | JSR | \$C4A5 |
| C3A3: | 4 C | 93 | CB | JMP | \$CB93 |

*******************************

| C3A6: | A6 | E5 | LDX | * \$E5 |
| :---: | :---: | :---: | :---: | :---: |
| C3A8: | E8 |  | INX |  |
| C3A9: | 20 | 76 CB | JSR | \$CB76 |
| C3AC: | 90 | 0A | BCC | \$C3B8 |
| C3AE : | E4 | E4 | CPX | * \$E4 |
| C3B0: | 90 | F6 | BCC | \$C3A8 |
| C3B2 : | A6 | E5 | LDX | * \$E5 |
| C3B4: | E8 |  | INX |  |
| C3B5: | 20 | 85 CB | JSR | \$CB85 |
| C3B8: | C6 | EB | DEC | * \$EB |
| C3BA: | 24 | E8 | BIT | * \$E8 |
| C3BC: | 30 | 02 | BMI | \$C3C0 |
| C3BE: | C6 | E8 | DEC | * \$E8 |
| C3C0: | A6 | E5 | LDX | * \$E5 |

Determ. start addr of current line Insert line (at line X )

Start of the running input line Line is a following-line Compare with current cursor line Cursorline reached? Incr the start of running inp line Load low window-border X-reg Set address of the current line Load left window-border, Y-reg Compare with current cursor line Cursor line is lower border Decrement line by 1 and then Test the line overflow bit Back to the current line
Set/clear line overflow bit
Back to previous line
MOVLIN: copy a window line
Back to the loop
Clear line X
Set the line carry bit

## Scroll up

Load upper window-border in X-reg \& increment by 1 line Test the line overflow bit No overflow in line Compare lower window-border Border not yet reached Load upper window-border in X-reg \&increment by 1
Set line overflow bit
Decrement crnt cursor line by 1
Test bit 7 of the input start line And jump if set
Else decrement the input line Load upper window-border in

| C3C2: | E4 | DF | CPX | * \$DF |
| :---: | :---: | :---: | :---: | :---: |
| C3C4: | B0 | 02 | BCS | \$C3C8 |
| C3C6: | C6 | DF | DEC | * \$DF |
| C3C8: | 20 | DC C3 | JSR | \$C3DC |
| C3CB : | A6 | E5 | IDX | * \$E5 |
| C3CD : | 20 | 76 CB | JSR | \$CB76 |
| C3D0: | 08 |  | PHP |  |
| C3D1: | 20 | 85 CB | JSR | \$CB85 |
| C3D4: | 28 |  | PLP |  |
| C3D5 : | 90 | 04 | BCC | \$C3DB |
| C3D7 : | 24 | F8 | BIT | * \$F8 |
| C3D9: | 30 | CB | BMI | \$C3A6 |
| C3DB : | 60 |  | RTS |  |



| C3DC : | 20 | 5E | C1 | JSR | \$C15E |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C3DF : | A4 | E6 |  | LDY | * \$E6 |
| C3E1: | E4 | E4 |  | CPX | * \$E4 |
| C3E3: | B0 | OF |  | BCS | \$C3F4 |
| C3E5 : | E8 |  |  | INX |  |
| C3E6: | 20 | 76 | CB | JSR | \$CB76 |
| C3E9: | CA |  |  | DEX |  |
| C3EA: | 20 | 83 | CB | JSR | \$CB83 |
| C3ED : | E8 |  |  | INX |  |
| C3EE: | 20 | OD | C4 | JSR | \$C40D |
| C3F1: | 4C | DC | C3 | JMP | \$C3DC |



| C3F4: | 20 A5 C4 | JSR | \$C4A5 |
| :--- | :--- | :--- | :--- | :--- |
| C3F7: | A9 7F | LDA | $\star \$ 7 F$ |
| C3F9: | 8D 00 DC | STA | \$DC00 |
| C3FC: | AD 01 DC | LDA | \$DC01 |
| C3FF: | C9 DF | CMP | $\#$ \$DF |
| C401: | D0 09 | BNE | $\$ C 40 C$ |
| C403: | A0 00 | LDY $\# \$ 00$ |  |
| C405: | EA | NOP |  |
| C406: | CA | DEX |  |
| C407: | D0 FC | BNE | $\$ C 405$ |

X-reg. Compare with cursor line
If $>=$ upper border, then jump
Decrement cursor line Move remaining screen
Load upper window-border into
X-reg. Test line overflow bit
Save flags on stack
Clear overflow bit of current line
And get flags back
If carry clear then end
Else test scroll flag
Bit 7 set then scroll
Return from subroutine
Clear line X (with move)
Announce line X
Load left window-border, Y-reg
Compare lower window border Border is reached
Pointer points to following-line Test line overflow bit Point to current line again Set/clear line overflow bit Point back to following-line MOVLIN: copy window line Copy next line

Poll Commodore key - wait
Clear line X
Flag or run/direct mode In PRA inCIA for keyboard read
Get keybaord matrix
Commodore key pressed?
If not pressed then end
Commodore key is pressed A delay loop is executed when Scrolling in order to delay the Output somewhat

| C409: | 88 | DEY |  |
| :--- | :--- | :--- | :--- |
| C40A: | D0 F9 | BNE | SC405 |
| C40C: | 60 | RTS |  |
|  |  |  |  |
| $* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~$ |  |  |  |

******************************


The loop counts from 0 to 65536 and then stops
Return from the subroutine
MOVLIN: Copy a window line
Test 40/80-column mode Jump if 80 -column mode Get low byte of the current line Store low byte in \$DA \& \$DC

Get high byte of the current addr Mask out bits 2-7
And OR with video base address And save
Combine bits $0 \& 1$ with base Address of the color RAM
And store as high byte
Get source character and save it at the destination address. Then
Get the source color \&store it at
The source address too
Compare, right window-border Increment the column pointer Jump if not the end
Return from the subroutine
Copy a line in 80 -column
Store line number temporarily Store column Register 24 contains COPY bit And get register value Set COPY bit and store Register back in VDC
Set update address to current pos
Get the line to copy
Low byte of the line to copy
Times two because 80 -column And store low byte

| C452: | BD 4 C C0 | LDA | \$C04C, X | Get high byte of the line to copy |
| :--- | :--- | :--- | :--- | :--- |
| C455: | 29 | 03 | AND | \# $\$ 03$ | | And mask out bits 3-7 |
| :--- |

*******************************

| C4A5: | A4 | E6 |  | LDY | * \$E6 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C4A7 : | 20 | 85 | CB | JSR | \$CB85 |
| C4AA : | 20 | 5E | C1 | JSR | \$C15E |
| C4AD : | 24 | D7 |  | BIT | * \$D7 |
| C4AF: | 30 | OF |  | BMI | \$C4C0 |
| C4B1: | 88 |  |  | DEY |  |
| C4B2 : | C8 |  |  | INY |  |
| C4B3: | A9 | 20 |  | LDA | \# \$20 |
| C4B5: | 91 | E0 |  | STA | (\$E0), Y |
| C4B7 : | A5 | F1 |  | LDA | * \$F1 |
| C4B9 : | 91 | E2 |  | STA | (\$E2) , Y |
| C4BB : | C4 | E7 |  | CPY | * \$E7 |
| C4BD : | D0 | F3 |  | BNE | \$C4B2 |
| C4BF : | 60 |  |  | RTS |  |

*******************************

| C4C0: | 8 E | 31 | OA | STX | \$0A31 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C4C3: | 8C | 32 | OA | STY | \$0A32 |
| C4C6: | A2 | 18 |  | LDX | \# \$18 |
| C4C8: | 20 | DA | $C D$ | JSR | \$CDDA |
| C4CB : | 29 | 7 F |  | AND | \# \$7F |
| C4CD : | 20 | CC | $C D$ | JSR | \$CDCC |
| C4D0 : | A2 | 12 |  | LDX | \# \$12 |
| C4D2 : | 18 |  |  | CLC |  |
| C4D3: | 98 |  |  | TYA |  |
| C4D4: | 65 | E0 |  | ADC | * \$E0 |
| C4D6: | 48 |  |  | PHA |  |
| C4D7: | 8D | 3C | OA | STA | \$0A3C |
| C4DA: | A9 | 00 |  | LDA | \# \$00 |
| C4DC : | 65 | E1 |  | ADC | * \$E1 |
| C4DE : | 8D | 3D | OA | STA | \$0A3D |
| C4E1: | 20 | CC | CD | JSR | \$CDCC |
| C4E4: | E8 |  |  | INX |  |
| C4E5 : | 68 |  |  | PLA |  |
| C4E6: | 20 | CC | CD | JSR | \$CDCC |
| C4E9 : | A9 | 20 |  | LDA | \# \$20 |

Clear (line X) 40 column
Load left window-border, Y-reg
Clear line overflow bit
Get start address of line X
Test 40/80 column mode
Jump if 80 -column mode
Dummy decrement, is incremented again
Increment column pointer
Load acc with <space>
Store space in video RAM
Color code for char output in acc
Store color in color RAM
Compare right window-border
Jump if not done
Return from the subroutine
Clear line - 80 column
Save X-register
Save Y-register
Select register 24
Get current value
Clear copy bit
And save new value
Update address high
Clear carry for addition
Get column in acc
Add start address low
Store low address on stack
Store the low byte
Load acc with zero in order to
Add the carry to the high byte
Store the high byte
And put in the register
Update address low
Get low byte from stack
Low byte to VDC
Load acc with space

| C4EB: | 20 | CA CD | JSR | \$CDCA |
| :--- | :--- | :--- | :--- | :--- |
| C4EE: | 38 |  | SEC |  |
| C4EF: | A5 E7 |  | LDA | $\star$ \$E7 |
| C4F1: | ED 32 0A | SBC | \$0A32 |  |
| C4F4: | 48 |  | PHA |  |
| C4F5: | F0 | 14 |  | BEQ |
| C4F7: | AA |  | TAX |  |
| C4F8: | 38 |  | SEC |  |
| C4F9: | $6 D$ | $3 C$ | $0 A$ | ADC |
| C4FC: | 8D | $3 C$ | $0 A$ | STA |
| C4FF: | A9 | 00 |  | LDA |
| C50 |  |  |  |  |

And into VDC data register
Set carry for subtraction
Load right window-border in acc
Subtract start column
Save number on stack
Start column = righ border
Get number in $\mathbf{X}$
Set carry for addition
Add low byte
And save again
Load acc with zero in order to
Add the carry to the high byte
Save high byte
Get number of characters in acc
Acc in word-count register
Update address high
Clear carry for addition
Get column in acc
And add low byte attribute
Save low byte on stack
Load acc with zero in order to Add the carry
And write the high byte into the
Register. Update address low
Get low byte from stack
And write in register
Get high byte of dest address
Mask out bits 4-7
And combine with dest address
And save
Color code for char output in acc Only color \& ALT bit relevant
Get reg contents from DATA reg
Get number from stack
If zero then jump
Output color
Get X-register back
Load right window-border Y-reg
Return from subroutine
******************************

******************************

| C55D : | A5 | 01 |  | LDA |  | * 01 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C55F: | 29 | 40 |  | AND |  | \# \$40 |
| C561: | 49 | 40 |  | EOR |  | \# \$40 |
| C563: | 4A |  |  | LSR | A | A |
| C564: | 4A |  |  | LSR | A | A |
| C565: | 85 | D3 |  | STA |  | * \$D3 |
| C567: | A0 | 58 |  | LDY |  | \# \$58 |
| C569: | 84 | D4 |  | STY |  | \$D4 |
| C56B: | A9 | 00 |  | LDA |  | \$00 |
| C56D: | 8D | 00 | DC | STA |  | \$DC00 |
| C570: | 8D | 2F | D0 | STA |  | \$D02F |
| C573: | AE | 01 | DC | LDX |  | \$DC01 |
| C576: | E0 | FF |  | CPX |  | \$FF |
| C578: | D0 | 03 |  | BNE |  | \$C57D |
| C57A: | 4 C | 97 | C6 | JMP |  | \$C697 |
| C57D: | A8 |  |  | TAY |  |  |
| C57E: | AD | 3E | 03 | LDA |  | \$033E |
| C581: | 85 | CC |  | STA |  | * \$CC |
| C583: | AD | 3F | 03 | LDA |  | \$033F |
| C586: | 85 | CD |  | STA |  | * \$CD |

Write acc times character to update register

Load counter with one
Select word-count register
And determine value
Test status bit
And wait until done
Update address high
Get current value
Compare w/ high byte dest addr.
Doesn't match--correct error
Update address low
Get current value
Compare with dest address low
Doesn't match-correct error
Return from the subroutine
Check the keybaord matrix
Get bit 6 from zero-page data reg Processor port. Bit 6 indicates if the 40 or 80 char set is selected
Invert bit 6 and bring to bit
Position 4. Reset shift flag And store $40 / 80$ mode
Code for "no key" in zero page
Store pointer for pressed key
Check value for matrix lines Responsible for matrix lines 1-8 Responsible for matrix line 9-11 Port $B=$ input of matrix columns Check if a key is pressed Check which key is pressed No key, then continue Displ cntr start of keyboard table Copy address low of keyboard decoding table 1a in zero page Copy address high of keyboard decoding table 1a in zero page

| C588: | A9 | FF | LDA | \# \$FF |
| :---: | :---: | :---: | :---: | :---: |
| C58A: | 8D | 2F D0 | STA | \$D02F |
| C58D: | 2A |  | ROL | A |
| C58E: | 24 | D3 | BIT | * \$D3 |
| C590: | 30 | 05 | BMI | \$C597 |
| C592: | 8D | 00 DC | STA | \$DC00 |
| C595: | 10 | 03 | BPL | \$C59A |
| C597: | 8D | 2F D0 | STA | \$D02F |
| C59A: | A2 | 08 | LDX | \# \$08 |
| C59C: | 48 |  | PHA |  |
| C59D: | AD | 01 DC | LDA | \$DC01 |
| C5A0: | CD | 01 DC | CMP | \$DC01 |
| C5A3: | D0 | F8 | BNE | \$C59D |
| C5A5: | 4A |  | LSR | A |
| C5A6: | B0 | 17 | BCS | \$C5BF |
| C5A8: | 48 |  | PHA |  |
| C5A9 : | B1 | CC | LDA | (\$CC), Y |
| C5AB: | C9 | 08 | CMP | \# \$08 |
| C5AD: | F0 | 08 | BEQ | \$C5B7 |
| C5AF: | C9 | 05 | CMP | \# \$05 |
| C5B1: | B0 | 09 | BCS | \$C5BC |
| C5B3: | C9 | 03 | CMP | \# \$03 |
| C5B5: | F0 | 05 | BEQ | \$C5BC |
| C5B7 : | 05 | D3 | ORA | * \$D3 |
| C5B9 : | 85 | D3 | STA | * \$D3 |
| C5BB: | 2C |  | . Byte | - \$2C |
| C5BC: | 84 | D4 | STY | * \$D4 |
| C5BE: | 68 |  | PLA |  |
| C5BF: | C8 |  | INY |  |
| C5C0: | CA |  | DEX |  |
| C5C1: | D0 | E2 | BNE | \$C5A5 |
| C5C3: | C0 | 59 | CPY | \# \$59 |
| C5C5: | B0 | 10 | BCS | \$C5D7 |
| C5C7: | 68 |  | PLA |  |
| C5C8: | 38 |  | SEC |  |
| C5C9 : | 2A |  | ROL | A |
| C5CA: | B0 | C2 | BCS | \$C58E |
| C5CC: | 8D | 00 DC | STA | \$DC00 |
| C5CF : | 26 | D3 | ROL | * \$D3 |

Test value for keyboard matrix
Set test lines 9-11 to high
Bit position of the test line to 0
Pointer if testing 1-8 or 9-11
If testing lines $9-11$ then skip
Test value in Port A (matrix line 1-8)
Skip test of matrix lines 9-11
Test port $A^{*}$ (matrix lines 9-11)
Set counter for 8 matrix columns
Store line test value in acc
Compare port B (output the matrix columns) with port $B$
And wait
Test the output value of matrix
Columns bit by bit. $\mathrm{C}=1$-no key
Store matrix clmns output value
Get key code from keybrd table
Key code 8 is the ALT key
To corresponding evaluation
Check if code for SHIFT, $\mathrm{C}=$, or Ctrl. No, then continue
Is it code for the BREAK key?
Yes then continue for break key
Zero-page pointer - shift pattern
Combine with the acc
Skip to \$C5BE
Place in zero-page for key code
Get matrix columns text value
Keyboard table disp. counter +1
Matrix column loop counter - 1
Loop until all columns tested
Are all lines and columns tested?
Yes, then evaluate key press
Get line test value from stack
Set carry flag for shifting the
Line test value
Continue test matrix lines 1-8
Set port A test value high (\$FF)
Merge bit 7 in shift pattern flag

| C5D1: | 38 |  | SEC |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C5D2 : | 66 | D3 | ROR |  | \$D3 |
| C5D4: | 2A |  | ROL | A |  |
| C5D5: | D0 | B7 | BNE |  | C58E |
| ****************************** |  |  |  |  |  |
| C5D7: | 06 | D3 | ASL |  | \$D3 |
| C5D9: | 46 | D3 | LSR |  | \$D3 |
| C5DB: | 68 |  | PLA |  |  |
| C5DC: | A5 | D4 | LDA |  | \$D4 |
| C5DE : | 6 C | 3A 03 | JMP |  | \$033A) |

*******************************

| C5E1: | C9 | 57 | CMP | \# \$57 |
| :---: | :---: | :---: | :---: | :---: |
| C5E3: | D0 | 13 | BNE | \$C5F8 |
| C5E5 : | 24 | F7 | BIT | * \$F7 |
| C5E7: | 70 | 5A | BVS | \$C643 |
| C5E9: | AD | 25 0A | LDA | \$0A25 |
| C5EC: | DO | 55 | BNE | \$C643 |
| C5EE: | A9 | OD | LDA | \# \$0D |
| C5F0 : | 4D | 21 OA | EOR | \$0A21 |
| C5F3: | 8D | 21 0A | STA | \$0A21 |
| C5F6: | 50 | 30 | BVC | \$C628 |
| C5F8: | A5 | D3 | LDA | * \$D3 |
| C5FA: | F0 | 55 | BEQ | \$C651 |
| C5FC: | C9 | 10 | CMP | \# \$10 |
| C5FE: | F0 | 44 | BEQ | \$C644 |
| C600: | C9 | 08 | CMP | \# \$08 |
| C602: | F0 | 42 | BEQ | \$C646 |
| C604: | 29 | 07 | AND | \# \$07 |
| C606: | C9 | 03 | CMP | \# \$03 |
| C608 : | D0 | 25 | BNE | \$C62F |

*******************************

| C60A: | A5 F7 | LDA | $\star$ \$F7 |  |
| :--- | :--- | :--- | :--- | :--- |
| C60C: | 30 | 43 | BMI | $\$ C 651$ |
| C60E: | AD 25 | $0 A$ | LDA | $\$ 0 A 25$ |

Because remaining matrix lines 9-11 are tested via port $A^{*}$ Clear bit for matrix line test 9-11 Jump: test next matrix line

Evaluate the keyboard result
Eliminate the set bit 7 in the shift pattern flag (marker port A* test)
Clear line test value from stack
Code fro pressed key in acc
Vector - keyboard read (\$C5E1)
Routine: evaluate keybaord
Was it the "No Scroll" key?
No, then skip
Z-P pause flag bit 6: 1=disable If pause not allowed then RTS
Load acc with last shift pattern Not 0, then exit via RTS Invert bits 0,1 , and 3 of the Z-P pause pointer and put in the Zero-page pause pointer Keyboard repeat routine Get current shift pattern in acc No shift pattern, evaluate normal
Was the 40 character set chosen
Yes, then to 40 evaluation
Was ALT keypress indicated?
Yes, then to ALT evaluation
Mask bits 3-7 from shift pattern
Was C=-SHIFT switch selected?
No, re-evaluate shift pattern
C=/Shift character set switch
Check flag for $\mathrm{C}=$ shift switch Switch prohibit, to repeat routine Get last-saved shift pattern

| C6 | D0 | 3 E |  | BNE | \$C651 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C613: | 24 | D7 |  | BIT | * \$D7 |
| C615: | 10 | 09 |  | BPL | \$C620 |
| C617: | A5 | F1 |  | LDA | * \$F1 |
| C619: | 49 | 80 |  | EOR | \# \$80 |
| C61B: | 85 | F1 |  | STA | * \$F1 |
| C61D: | 4C | 28 | C6 | JMP | \$C628 |
| C620: | AD | 2C | OA | LDA | \$0A2C |
| C623: | 49 | 02 |  | EOR | \# \$02 |
| C625: | 8D | 2 C | OA | STA | \$0A2C |
| C628: | A9 | 08 |  | LDA | \# \$08 |
| C62A: | 8D | 25 | OA | STA | \$0A25 |
| C62D : | D0 | 22 |  | BNE | \$C651 |



| C62F: | 0A |  | ASL | A |
| :---: | :---: | :---: | :---: | :---: |
| C630: | C9 | 08 | CMP | \# \$08 |
| C632: | 90 | 12 | BCC | \$C646 |
| C634: | A9 | 06 | LDA | \# \$06 |
| C636: | A6 | D4 | LDX | * \$D4 |
| C638: | E0 | OD | CPX | \# \$0D |
| C63A: | D0 | OA | BNE | \$C646 |
| C63C: | 24 | F7 | BIT | * \$F7 |
| C63E: | 70 | 06 | BVS | \$C646 |
| C640: | 8 E | 21 OA | STX | \$0A21 |
| C643: | 60 |  | RTS |  |


| C644: | A9 0A | LDA | \# $\$ 0 A$ |  |
| :--- | :--- | :--- | :--- | :--- |
| C646: | AA |  | TAX |  |
| C647: | BD 3E 03 | LDA | $\$ 033 \mathrm{E}, \mathrm{X}$ |  |
| C64A: | 85 CC | STA | $\star \$ C C$ |  |
| C64C: | BD 3F 03 | LDA | $\$ 033 \mathrm{~F}, \mathrm{X}$ |  |
| C64F: | 85 CD | STA | $\star \$ C D$ |  |

Not zero, then to repeat routine Check for 40/80 column screen Positive $=40$ column screen Color code for char output in acc Invert bit 7 of the color code Store color code for char code Jump over VIC character switch System pointer for text/screen Get base and invert bit 2 of this Pointer
Initialize the system pointer with 8 for the last shift pattern Jump to repeat routine

Load and evaluate decoder table corresponding to the shift pattern

Multiply shift pattern for disp *2 If shift pattern for shift or $\mathrm{C}=$ Found, then load decoder table Default value CTRL pattern, acc Check offset of the decoder table If it was the 13th key (S-key) Then set the pause flag, else skip Check if pause/Ctrl-s is allowed Not allow, evaluate decod. table Get pause flag with key value 13 Return from the subroutine

Set the start address of the decoder table corresponding to the shift pattern

Set default value to table 5 a \# of the decoder table in X-reg Copy address low of decoder table in zero-page memory Copy address high of decoder table in zero-page memory


| C651: | A4 | D4 | LDY | * \$D4 |
| :---: | :---: | :---: | :---: | :---: |
| C653: | B1 | CC | LDA | (\$CC), Y |
| C655: | AA |  | TAX |  |
| C656: | C4 | D5 | CPY | * \$D5 |
| C658: | F0 | 07 | BEQ | \$C661 |
| C65A: | A0 | 10 | LDY | \# \$10 |
| C65C: | 8 C | 24 0A | STY | \$0A24 |
| C65F: | D0 | 36 | BNE | \$C697 |
| C661: | 29 | 7 F | AND | \# \$7F |
| C663: | 2C | 22 OA | BIT | \$0A22 |
| C666: | 30 | 16 | BMI | \$C67E |
| C668: | 70 | 5A | BVS | \$C6C4 |
| C66A: | C9 | 7F | CMP | \# \$7F |
| C66C: | F0 | 29 | BEQ | \$C697 |
| C66E: | C9 | 14 | CMP | \# \$14 |
| C670: | F0 | 0C | BEQ | \$C67E |
| C672: | C9 | 20 | CMP | \# \$20 |
| C674: | F0 | 08 | BEQ | \$C67E |
| C676: | C9 | 1D | CMP | \# \$1D |
| C678: | F0 | 04 | BEQ | \$C67E |
| C67A: | C9 | 11 | CMP | \# \$11 |
| C67C: | D0 | 46 | BNE | \$C6C4 |

*******************************

| C67E: | AC | 24 | OA | LDY | \$0A24 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C681: | F0 | 05 |  | BEQ | \$C688 |
| C683: | CE | 24 | OA | DEC | \$0A24 |
| C686: | D0 | 3 C |  | BNE | \$C6C4 |
| C688: | CE | 23 | OA | DEC | \$0A23 |
| C68B: | D0 | 37 |  | BNE | \$C6C4 |
| C68D: | A0 | 04 |  | LDY | \# \$04 |
| C68F: | 8C | 23 | OA | STY | \$0A23 |
| C692: | A4 | D0 |  | LDY | * \$D0 |
| C694: | 88 |  |  | DEY |  |
| C695: | 10 | 2D |  | BPL | \$C6C4 |

## Routine REPEAT

Repeat the keybaord logic
Displ. to table start in Y-reg Load acc with char code from
Table and store char in X-reg
Compare with pointer for current
key. If equal, to repeat check
Counter for key repeat delay
Initialize with $\$ 10$
Jump to keypress evaluation
Mask out bit 7, not a RVS char
Check pointer for key repeat
Allow all keys (\$80), skip
Now key allowed (\$40), skip
Check if "character invalid"
Yes, the default read and RTS
Was it the DEL key>
Yes, then repeat evaluation
Was it the space bar?
Yes, then repeat evaluation
Was it the <CRSR-right> key?
Yes, then repeat evaluation
Was it the <CRSR-down> key?
No, skip repeat evaluation
Key repeat evaluation
Get counter for repeat delay
Counter=0, then skip
Repeat delay counter - 1
Not zero, default read and RTS
Count speed for repeat -1
Not zero, default read and RTS
Count speed for key repeat
Reinitialize with \$04
Offset of key buffer queue in $Y$
If more than 1 character in buffer
Then default read and RTS
*******************************

| C697: | 4 E | 25 | OA | LSR | \$0A25 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C69A: | A4 | D4 |  | LDY | * \$D4 |
| c69C: | 84 | D5 |  | STY | * \$D5 |
| C69E: | E0 | FF |  | CPX | \# \$FF |
| C6A0: | F0 | 22 |  | BEQ | \$C6C4 |
| C6A2 : | A9 | 00 |  | LDA | \# \$00 |
| C6A4: | 8D | 21 | OA | STA | \$0A21 |
| C6A7: | 8A |  |  | TXA |  |
| C6A8: | A6 | D3 |  | LDX | * \$D3 |
| C6AA : | 4 C | C6 | FC | JMP | \$FCC6 |


| C6AD: | A2 | 09 |  | LDX | \# \$09 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C6AF: | DD | DD | C6 | CMP | \$C6DD, x |
| C6B2: | F0 | 16 |  | BEQ | \$C6CA |
| C6B4: | CA |  |  | DEX |  |
| C6B5: | 10 | F8 |  | BPL | \$C6AF |
| C6B7: | A6 | D0 |  | LDX | * \$D0 |
| C6B9: | EC | 20 | OA | CPX | \$0A20 |
| C6BC: | B0 | 06 |  | BCS | \$C6C4 |
| C6BE: | 9D | 4A | 03 | STA | \$034A, X |
| C6C1: | E8 |  |  | INX |  |
| C6C2 : | 86 | D0 |  | STX | * \$D0 |
| C6C4: | A9 | 7 F |  | LDA | \# \$7F |
| C6C6: | 8D | 00 | DC | STA | \$DC00 |
| C6C9: | 60 |  |  | RTS |  |

*******************************


Entry: No key pressed
Divide last shift pattern by 2
Copy Displ to decoder table start
In pointer for current key
Was it code for "no character"?
Yes, then default read and RTS
Reset the pause/Ctrl-S pointer for valid character
Copy character code in acc Get current shift pattern in X-reg Back to kernal routine: KEY

Evaluate and store keypress
Loop counter - 10 function keys Compare acc with key code table Function key found, evaluate Decrement loop counter by 1 Loop until all comparisons done Index: Keyboard buffer queue Compare with maximum size Max size reached, then skip Place char in keyboard buffer Increment keyboard buff. queue
Index by 1 character
Check keyboard matrix For default
Return from the subroutine
Prepare keyboard buffer for KEY

Get length from KEY X And in KEY character counter The position of the KEY in the Entire table is detremined When all lengths added, end Else clear carry for addition Add length of KEY X

| C6D8: | 90 F 7 | BCC | \$C6D1 |
| :--- | :--- | :--- | :--- |
| C6DA: | 85 D 2 | STA | $\star$ \$D2 |
| C6DC: | 60 | RTS |  |

******************************
C6DD: 8589

C6DF: 86 8A
C6E1: 87 8B
C6E3: 88 8C
C6E5: 83
C6E6: 84
*******************************

| C6E7: | 24 | D7 |  | BIT | * \$D7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C6E9: | 30 | 41 |  | BMI | \$C72C |
| C6EB: | AD | 27 | OA | LDA | \$0A27 |
| C6EE: | D0 | 3C |  | BNE | \$C72C |
| C6F0: | CE | 28 | 0A | DEC | \$0A28 |
| C6F3: | D0 | 37 |  | BNE | \$C72C |
| C6F5: | AD | 26 | OA | LDA | \$0A26 |
| C6F8: | 29 | C0 |  | AND | \# \$C0 |
| C6FA: | C9 | C0 |  | CMP | \# \$C0 |
| C6FC: | F0 | 2E |  | BEQ | \$C72C |
| C6FE: | A9 | 14 |  | LDA | \# \$14 |
| C700: | 8D | 28 | OA | STA | \$0A28 |
| C703: | A4 | EC |  | LDY | * \$EC |
| C705: | AE | 2A | OA | LDX | \$0A2A |
| C708: | B1 | E0 |  | LDA | (\$EO) , Y |
| C70A: | 2 C | 26 | OA | BIT | \$0A26 |
| C70D: | 30 | 10 |  | BMI | \$C71F |
| C70F: | 8D | 29 | OA | STA | \$0A29 |
| C712: | 20 | 7C | C1 | JSR | \$C17C |
| C715: | B1 | E2 |  | LDA | (\$E2) , Y |
| C717: | 8D | 2A | OA | STA | \$0A2A |
| C71A: | A6 | F1 |  | LDX | * \$F1 |
| C71C: | AD | 29 | OA | LDA | \$0A29 |
| C71F: | 49 | 80 |  | EOR | \# \$80 |
| C721: | 20 | 40 | CC | JSR | \$CC40 |

If no overflow, then continue
Else store pointer
Return from subroutine
Key codes of 10 function keys
F1 F2
F3 F4
F5 F6
F7 F8
F9 (Shift-Run)
F10 (Help-key)
Flash VIC cursor
Test for 40/80 column
If 80 column then end
Get VIC cursor mode
Is turned off then end
Else decrement the flash counter
If not zero, then end
Get VIC cursor
Mask out bits 0-5
Cursor steady or turned off?
If so then end
Set the VIC cursor flash counter
To $\$ 14=20$
Get current cursor columnY-Reg
Get color at cursor pos. for flash
Get character at current column
Test VIC cursor mode
Character normal again
Char at cursor pos before flash
Set color RAM address
Get color at cursor position
Save as color before flash
Color code-char output in X-Reg
Char at cursor pos before flash
Invert the negative bit
Save character and color

| C724: | AD 26 | $0 A$ | LDA | \$0A26 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| C727: | 49 | 80 |  | EOR | $\# \$ 80$ |
| C729: | $8 D 26$ | $0 A$ | STA | $\$ 0 A 26$ |  |
| C72C: | 60 |  | RTS |  |  |


C72D: $85 \mathrm{EF} \quad$ STA * $\$ \mathrm{EF}$
C72F: 48

C730: 8A
C731: 48
C732: 98
C733: 48
C734: AD 21 OA
C737: DO FB
C739: 85 D6
C73B: A9 C3
C73D: 48
C73E: A9 OB
C740: 48
C741: A4 EC
C743: A5 EF
C745: C9 OD
C747: F0 26
C749: C9 8D
C74B: F0 22
C74D: A6 F0
C74F: E0 1B
C751: D0 03
C753: 4C BE C9
C756: AA
C757: 1003
C759: 4C 02 C8
C75C: C9 20
C75E: 9056
C760: C9 60
C762: 9003
C764: 29 DF
C766: 2C

STA * \$EF
PHA
TXA
PHA
TYA
PHA
LDA \$0A21
BNE \$C734
STA * \$D6
LDA \# \$C3
PHA
LDA \# \$0B
PHA
LDY * \$EC
LDA * \$EF
CMP \# \$0D
BEQ \$C76F
CMP \# \$8D
BEQ \$C76F
LDX * \$FO
CPX \# \$1B
BNE \$C756
JMP \$C9BE
TAX
BPL \$C75C
JMP \$C802
CMP \# \$20
BCC \$C7B6
CMP \# \$60
BCC \$C767
AND \# \$DF
.Byte \$2C

Get VIC cursor mode
Negate the flash condition
And save again
Return from the subroutine
BSOUT entry for screen output
Save character to print in z-page
Save acc contents on stack
Save X-reg contents on stack
Via acc
Save Y-reg contents on stack
Via acc
Check contents of z-p pause flag
Wait until flag value is 0
Clear input/get flag via keyboard
High byte of continuation on stack, to jump to rouitine via RTS now the byte of the continuation on the stack as well
Get current cursor columnY-Reg
Get char to print - temp storage
Is it a carriage return $<\mathrm{Cr}>$ ?
Yes, then output <CR>
Is it a shift-CR?
Yes, then output <shift/CR>
Get value of previous character
Was it <ESC>, then handle char as $<\mathrm{ESC}>$ sequence, else to \$C756 - evaluate ESC sequences
Character to output to X-Reg
Is it a character from 0-127?
No, evalute: exteneded ASCII
Is characetr to output < Blank ?
Yes, then evaluate control codes
Is it a letter?
Yes, then output letter
Mask out bit 5
Skip to \$C769

| C767: | 29 | 3F | AND | \# \$3F |
| :---: | :---: | :---: | :---: | :---: |
| C769: | 20 | FF C2 | JSR | \$C2FF |
| C76C: | 4 C | 22 C 3 | JMP | \$C322 |



| C76F: | 20 | C3 CB | JSR | \$CBC3 |
| :--- | :--- | :--- | :--- | :--- |
| C772: | E8 |  | INX |  |
| C773: | 20 | 85 | CB | JSR |
| C776: | A4 | E685 |  |  |
| C778: | 84 | EC | LDY | $\star$ SE6 |
| C77A: | 20 | 63 | C3 | JSR |
| CEC | $\$ C 363$ |  |  |  |

******************************

| C77D: | A5 F1 | LDA | $* \$ F 1$ |
| :--- | :--- | :--- | :--- |
| C77F: | 29 CF | AND | $\# \$ C F$ |
| C781: | 85 F 1 | STA | $\star \$ F 1$ |
| C783: | A9 00 | LDA $\# \$ 00$ |  |
| C785: | 85 F 5 | STA | $\star \$ F 5$ |
| C787: | 85 F 3 | STA | $\star \$ F 3$ |
| C789: | 85 F 4 | STA | $\star \$ F 4$ |
| C78B: | 60 | RTS |  |

******************************

C78C: 02
.Byte $\$ 02$
C78D: 07
C78E: 09
C78F: 0A
C790: OB
C791: OC
C792: OE
C793: 0F
C794: 11
C795: 12
C796: 13
C797: 14
.Byte \$07
.Byte \$09
. Byte \$0A
.Byte \$0B
.Byte \$0C
. Byte \$0E
. Byte \$0f
.Byte \$11
.Byte \$12
.Byte \$13
.Byte $\$ 14$

## Output letter

Mask out bits $6 / 7$ of the char Test for quote Output character
<Carriage Return>-New line
Search end of input line Clear the line overflow bit Of the following-line Load left window-border Y-reg Store the current cursor position Execute linefeed

## Reset Quote/Insert/RVS

Color code for char output in acc Reverse and flash off for VDC Store color code for char output Load acc with zero for off And clear the bits: insert mode RVS flag
Quote-mode flag
Return from the subroutine
Control codes
2=underline on
$7=$ bell
$9=$ tab
$\mathrm{A}=$ linefeed
B=lock <Shift>/<Commodore>
C=unlock $<$ Sh $>1<\mathrm{C}=>$
E=lower case
$\mathrm{F}=$ flash on
11=cursor up
12=reverse on
$13=$ home
14=delete

| C798: | 18 | .Byte $\$ 18$ |
| :--- | :--- | :--- |
| C799: | 1D | .Byte $\$ 1 d$ |



| C79A: | C6 C8 | \$C8C6 |
| :---: | :---: | :---: |
| C79C: | 8D C9 | \$C98D |
| C79E: | 4E C9 | \$C94E |
| C7A0: | B0 C9 | \$C9B0 |
| C7A2: | A5 C8 | \$C8A5 |
| C7A4: | AB C8 | \$C8AB |
| C7A6: | 7F C8 | \$C87F |
| C7A8: | D4 C8 | \$C8D4 |
| C7AA: | 59 C8 | \$C859 |
| C7AC: | C1 C8 | \$C8C1 |
| C7AE: | B2 C8 | \$C8B2 |
| C7B0: | 1A C9 | \$C91A |
| C7B2 : | 60 C9 | \$C960 |
| C7B4: | 53 C 8 | \$C853 |

******************************

| C7B6: | 6C | 34 | 03 | JMP | (\$0334) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C7B9 : | C9 | 1B |  | CMP | \# \$1B |
| C7BB: | F0 | 38 |  | BEQ | \$C7F5 |
| C7BD: | A6 | F5 |  | LDX | * \$F5 |
| C7BF: | D0 | 08 |  | BNE | \$C7C9 |
| C7C1: | C9 | 14 |  | CMP | \# \$14 |
| C7C3: | F0 | 0B |  | BEQ | \$C7D0 |
| C7C5: | A6 | F4 |  | LDX | * \$F4 |
| C7C7: | F0 | 07 |  | BEQ | \$C7D0 |
| C7C9: | A2 | 00 |  | LDX | \# \$00 |
| C7CB: | 86 | EF |  | STX | * \$EF |
| C7CD: | 4 C | 26 | C3 | JMP | \$C326 |

$18=$ set/clear tab
$1 \mathrm{D}=$ Cursor Right
Addresses of the routines which execute control codes (-1) Accessed via RTS.

Underline on
Tab
Bell
Linefeed
Disable $<$ Sh $>/<\mathrm{C}=>$
Enable $<$ Sh $>/<\mathrm{C}=>$
Lower case
Flash on
Cursor up
Reverse on
Home
Delete
Set/clear tab
Cursor right
Execute control code

Vector character output with Ctrl Is character <ESC>?
Yes, then end Insert mode set?
Yes, then output char in reverse
Is the character <Delete>?
Then execute
Is the quote-mode flag set?
If so, then reverse character
Clear the last-printed character In the zero-page
And output character in reverse


| C7D0: | A2 0D | LDX | \# \$0D |
| :--- | :--- | :--- | :--- |
| C7D2: | DD 8C C7 | CMP | \$C78C, X |
| C7D5: | F0 1F | BEQ | \$C7F6 |
| C7D7: | CA | DEX |  |
| C7D8: | 10 F8 | BRL | \$C7D2 |
| C7DA: | A2 0F | LDX | $\# \$ 0 F$ |
| C7DC: | DD 4C CE | CMP | $\$ C E 4 C, X$ |
| C7DF: F0 04 | BEQ | \$C7E5 |  |
| C7E1: CA | DEX |  |  |
| C7E2: | 10 F8 | BPL | \$C7DC |
| C7E4: | 60 | RTS |  |


| C7E5: | 24 | D7 | BIT |  | \$D7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C7E7: | 30 | 03 | BMI |  | C7EC |
| C7E9: |  |  | STX | * | \$F1 |
| C7EB: | 60 |  | RTS |  |  |



| C7EC: | A5 | F1 | LDA |  | \$F1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C7EE: | 29 | F0 | AND |  | \$F0 |
| C7F0: | 1D | 5C CE | ORA |  | CE5C, X |
| C7F3: | 85 | F1 | STA | * | \$F1 |
| C7F5: | 60 |  | RTS |  |  |


| C7F6: | 8A | TXA |  |
| :--- | :--- | :--- | :--- |
| C7F7: | 0A | ASL |  |
| C7F8: | AA | TAX |  |
| C7F9: | BD 9B C7 | LDA | \$C79B, X |
| C7FC: | 48 | PHA |  |
| C7FD: | BD 9A C7 | LDA | \$C79A, X |
| C800: | 48 |  | PHA |
| C801: | 60 | RTS |  |

Compare A with possible control codes

X is the counter for ctrl codes Compare with the table Found? Then jump to execution Else decrement the counter and Compare with next value Compare with the 16 possible Codes for changing the color Jump if found
Else decrement counter and Compare with next value Returns from the subroutine

Set color - 40-column
Test 40/80-column mode
Jump if 80-column mode Store color code for char outout Return from subroutine

Set color - 80-column mode
Color code for char output in acc
Mask out lower nibble (bits 0-3)
OR with color code table Store color code for char output Return from subroutine

Execute control codes
Pointer to acc and then
Multiply by two because a 16 -bit value is being fetched Get low byte of the start address In acc and get
High byte of the start address In acc. Accessed via RTS

| C802: | 6C | 36 | 03 | JMP | (\$0336) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C805: | 29 | 7 F |  | AND | \# \$7F |
| C807: | C9 | 20 |  | CMP | \# \$20 |
| C809: | 90 | 09 |  | BCC | \$C814 |
| C80B: | C9 | 7F |  | CMP | \# \$7F |
| C80D: | D0 | 02 |  | BNE | \$C811 |
| C80F: | A9 | 5E |  | LDA | \# \$5E |
| C811: | 4 C | 20 | C3 | JMP | \$C320 |
| C814: | A6 | F4 |  | LDX | * \$F4 |
| C816: | F0 | 05 |  | BEQ | \$C81D |
| C818 : | 09 | 40 |  | ORA | \# \$40 |
| C81A: | 4 C | 26 | C3 | JMP | \$C326 |
| C81D: | C9 | 14 |  | CMP | \# \$14 |
| C81F: | D0 | 03 |  | BNE | \$C824 |
| C821: | 4 C | E3 | C8 | JMP | \$C8E3 |
| C824: | A6 | F5 |  | LDX | * \$F5 |
| C826: | D0 | F0 |  | BNE | \$C818 |
| C828 : | C9 | 11 |  | CMP | \# \$11 |
| C82A: | F0 | 3B |  | BEQ | \$C867 |
| C82C : | C9 | 1D |  | CMP | \# \$1D |
| C82E: | F0 | 45 |  | BEQ | \$C875 |
| C830 : | C9 | OE |  | CMP | \# \$0E |
| C832: | F0 | 5E |  | BEQ | \$C892 |
| C834: | C9 | 12 |  | CMP | \# \$12 |
| C836: | D0 | 03 |  | BNE | \$C83B |
| C838: | 4 C | BF | C8 | JMP | \$C8BF |
| C83B: | C9 | 02 |  | CMP | \# \$02 |
| C83D : | D0 | 03 |  | BNE | \$C842 |
| C83F: | 4 C | CE | C8 | JMP | \$C8CE |
| C842: | C9 | OF |  | CMP | \# \$0F |
| C844: | D0 | 03 |  | BNE | \$C849 |
| C846: | 4C | DC | C8 | JMP | \$C8DC |
| C849: | C9 | 13 |  | CMP | \# \$13 |
| C84B : | D0 | 03 |  | BNE | \$C850 |
| C84D : | 4 C | 42 | C1 | JMP | \$C142 |
| C850 : | 09 | 80 |  | ORA | \# \$80 |
| C852: | D0 | 86 |  | BNE | \$C7DA |

## Analyze extended ASCII

Vector char output with shift
Mask out bit 7, not shifted
Compare with <space>
Less than 32
Is it ASCII code 127?
If not then jump
ASCII code for up-arrow
And output
Get quote-mode flag
Jump if not set
Else set bit 6
Output as reverse character
Is the character <INSERT>?
Jump if not <INSERT>
Else execute <INSERT>
Get insert-mode flag
If set, then as with quote
Compare to cursor up
Jump if cursor-up
Cursor-left?
If yes, then execute
Compare if upper case
Jump to execution
Reverse off?
No, then skip
Else clear RVS mode
Underline on?
If not then jump
Else set underline mode
Flash mode off?
Skip if not
Else clear flash mode
Is it <CLR/HOME>?
Skip if not
Else clear window
Clear bit 7 -- it must be a color
And jump to evaluation

| C854: | 20 | ED | CB | JSR | \$CBED |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C857: | B0 | 04 |  | BCS | \$C85D |
| C859 : | 60 |  |  | RTS |  |

******************************

| C85A: | 2063 C 3 | JSR | $\$ C 363$ |  |
| :--- | :--- | :--- | :--- | :--- |
| C85D: | 20 | 74 CB | JSR | $\$ C B 74$ |
| C860: | B0 03 | BCS | \$C865 |  |
| C862: | 38 |  | SEC |  |
| C863: | 66 E8 | ROR | $\#$ \$E8 |  |
| C865: | 18 | CLC |  |  |
| C866: | 60 |  | RTS |  |


| C867: | A6 | E5 | LDX | * \$E5 |
| :---: | :---: | :---: | :---: | :---: |
| C869: | E4 | EB | CPX | * \$EB |
| C86B : | B0 | F9 | BCS | \$C866 |
| C86D: | 20 | 5D C8 | JSR | \$C85D |
| C870: | C6 | EB | DEC | * \$EB |
| C872: | 4C | 5C C1 | JMP | \$C15C |


| C875: | 20 | 00 | CC | JSR ${ }^{\text {' }}$ | \$CC00 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C878: | B0 | EC |  | BCS | \$C866 |
| C87A: | D0 | E9 |  | BNE | \$C865 |
| C87C: | E6 | EB |  | INC | * \$EB |
| C87E: | D0 | ED |  | BNE | \$C86D |

******************************

| C880: | 24 D7 | BIT | $\star$ \$D7 |
| :--- | :--- | :--- | :--- |
| C882: | 30 07 | BMI | \$C88B |
| C884: | AD 2C 0A | LDA | \$0A2C |
| C887: | 0902 | ORA | $\# \$ 02$ |
| C889: | D0 10 | BNE | $\$ C 89 B$ |

Cursor right in window
Cursor one position to the right New line begun Return from subroutine

Cursor down
Perform linefeed
Test line-overflow bit
Line too long
Set carry and rotate
It in the start input line
Clear carry for OK
Return from the subroutine

## Cursor up

Load upper window-border in X
Compare with current cursor line Is less than or equal
Set line status
Dec. current cursor line by 1
Determine start addr current line
Cursor left in window
Cursor left
Cursor not moved
Cursor moved, no new line
Incr. current cursor line by 1
Unconditional jump
2nd character set
Test 40/80-column mode
Jump if 80 -column mode
Get CHARROM base address
Set bits 0 and 1
Unconditional jump

| C88B: | A5 F1 | LDA | $* \$ F 1$ |
| :--- | :--- | :--- | :--- |
| C88D: | 0980 | ORA | $\# \$ 80$ |
| C88F: | 85 F1 | STA | $* \$ F 1$ |
| C891: | 60 | RTS |  |


| C892: | 24 | D7 | BIT | * \$D7 |
| :---: | :---: | :---: | :---: | :---: |
| C894: | 30 | 09 | BMI | \$C89F |
| C896: | AD | 2C OA | LDA | \$0A2C |
| C899: | 29 | FD | AND | \# \$FD |
| C89B: | 8D | 2 C 0 A | STA | \$0A2C |
| C89E: | 60 |  | RTS |  |


| C89F: | A5 F1 | LDA | $* \$ F 1$ |
| :--- | :--- | :--- | :--- |
| C8A1: | $297 F$ | AND $\# \$ 7 F$ |  |
| C8A3: | 85 F 1 | STA | $* \$ F 1$ |
| C8A5: | 60 | RTS |  |


| C8A6: | A9 | 80 | LDA | \# | \$80 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C8A8 : | 05 |  | ORA | * | \$57 |
| C8AA: | 30 | 04 | BMI |  | C8B0 |
| C8AC: | A9 | 7F | LDA | \# | \$7F |
| C8AE | 25 | F7 | AND | * | \$F7 |
| C8B0 : | 85 | F7 | STA | * | \$F7 |
| C8B2 : | 60 |  | RTS |  |  |


| C8B3: | A5 F0 | LDA | $* \$ F 0$ |
| :--- | :--- | :--- | :--- |
| C8B5: | C9 13 | CMP | $\# \$ 13$ |
| C8B7: | D0 03 | BNE $\$ C 8 B C$ |  |

Color code for char output in acc Select alternate character set Store color code for char output Return from subroutine
<Shift> <Commodore>
Test 40/80-column mode Jump if 80-column mode Get base address CHARROM Clear bits 0 and 1

Store as new base address Return from the subroutine
<Shift> <Commodore> 80-column

Color code for char output in acc Clear bit 7, first character set Set color code for char output Return from subroutine
<Shift> <Commodore> enable/disable

Set bit 7 to disable and OR
With flag register
Unconditional jump
Clear bit 7 in order to
Enable
And save
Return from subroutine
Test for <Home>-<Home> combination

Get last-printed character
Was it HOME?
If not, then end of the routine

| C8B9: 20 | 24 CA | JSR $\$ \mathrm{CA} 24$ |
| :--- | :--- | :--- |
| C8BC: | 4 C 50 C 1 | JMP $\$ \mathrm{C} 150$ |
| ****************************** |  |  |

******************************

| C8C7: | A5 F1 | LDA | * \$F1 |
| :--- | :--- | :--- | :--- |
| C8C9: | 0920 | ORA $\# \$ 20$ |  |
| C8CB: | 85 F 1 | STA | $* \$ F 1$ |
| C8CD: | 60 | RTS |  |

******************************

| C8CE: | A5 F1 | LDA | * \$F1 |
| :--- | :--- | :--- | :--- |
| C8D0 : | 29 DF | AND $\#$ \$DF |  |
| C8D2: | 85 F1 | STA | $*$ \$F1 |
| C8D4: | 60 | RTS |  |

*******************************

| C8D5: | A5 F1 | LDA | * \$F1 |
| :--- | :--- | :--- | :--- |
| C8D7: | 0910 | ORA $\# \$ 10$ |  |
| C8D9: | 85 F 1 | STA | * \$F1 |
| C8DB: | 60 | RTS |  |



| C8DC: | A5 F1 | LDA $*$ \$F1 |  |
| :--- | :--- | :--- | :--- |
| C8DE: | 29 EF | AND \# \$EF |  |
| C8E0: | 85 F 1 | STA | * \$F1 |
| C8E2: | 60 | RTS |  |

Else cancel window
Jump to cursor home
Set/clear reverse mode
Load acc with zero, clear RVS
Skip to \$C8C4
Set bit, turn RVS mode on
And store flag
Return from subroutine
Turn underline on
Color code for char output in acc
Set bit 6 for underline on store color code for char output Return from subroutine

Turn underline off
Color code for char output in acc Clear bit 5, underline off
Store color code for char output
Return from subroutine
Set flash mode
Color code for char output in acc Set bit 4 for flash on
Store color code for char output
Return from the subroutine
Turn flash mode off
Color code for char output in acc Clear bit 4, no flash
Store color code for char output
Return from the subroutine
*******************************

| C8E3: | 20 | 1E | CC | JSR | \$CC1E |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C8E6: | 20 | C3 | CB | JSR | \$CBC3 |
| C8E9 : | E4 | DF |  | CPX | * \$DF |
| C8EB: | D0 | 02 |  | BNE | \$C8EF |
| C8ED: | C4 | DE |  | CPY | * \$DE |
| C8EF : | 90 | 21 |  | BCC | \$C912 |
| C8F1: | 20 | 3E | C3 | JSR | \$C33E |
| C8F4: | B0 | 22 |  | BCS | \$C918 |
| C8F6: | 20 | 00 | CC | JSR | \$CC0 0 |
| C8F9: | 20 | 58 | CB | JSR | \$CB58 |
| C8FC: | 20 | ED | CB | JSR | \$CBED |
| C8FF: | 20 | 32 | CC | JSR | \$CC32 |
| C902: | 20 | 00 | CC | JSR | \$CCOO |
| C905: | A6 | EB |  | LDX | * \$EB |
| C907: | E4 | DF |  | CPX | * \$DF |
| C909: | D0 | EB |  | BNE | \$C8F6 |
| C90B: | C4 | DE |  | CPY | * \$DE |
| C90D: | D0 | E7 |  | BNE | \$C8F6 |
| C90F: | 20 | 27 | CC | JSR | \$CC27 |
| C912: | E6 | F5 |  | INC | * \$F5 |
| C914: | D0 | 02 |  | BNE | \$C918 |
| C916: | C6 | F5 |  | DEC | * \$F5 |
| C918 : | 4 C | 32 | C9 | JMP | \$C932 |

*******************************

| C91B: | 20 | 75 | C8 | JSR | \$C875 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C91E: | 20 | 1E | CC | JSR | \$CC1E |
| C921: | B0 | OF |  | BCS | \$C932 |
| C923: | C4 | E7 |  | CPY | * \$E7 |
| C925: | 90 | 16 |  | BCC | \$C93D |
| C927: | A6 | EB |  | LDX | * \$EB |
| C929: | E8 |  |  | INX |  |
| C92A: | 20 | 76 | CB | JSR | \$CB76 |
| C92D : | B0 | OE |  | BCS | \$C93D |
| C92F: | 20 | 27 | CC | JSR | \$CC27 |

## Perform insert

Copy cursor coordinates Search for end of input line
Compare line with cursor line If changed then jump
Compare clmn with current clmn
Smaller
Cursor at line end
Cannot be scrolled
Cursor one to the left
Get char and color cursor pos
Cursor one to the right again Output character
Cursor one position to the left Get current cursor line in X-reg Compare w/ starting cursor line Copy next character Compare col. with starting col. If not reached, continue Space at current cursor position Increment counter for insert
If not zero then jump
Else reset insert again
Reset old cursor position
Delete character to left of cursor
Cursor left with bit manipulation
Copy the cursor coordinate Cursor left not possible Compare right window-border Border not yet reached
Get current cursor line in $\mathbf{X}$
Increment the line by 1
Test overflow bit
There is a following-line
Else <space> at current position

|  |  |  |  |  | Set old cursor address again |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C932 : |  |  | LDA | * \$DE | Get column |
| C934: |  |  | STA | * \$EC | Store the current cursor column |
| C936: | A5 | DF | LDA | * \$DF | Get line |
| C938: | 85 |  | STA | * \$EB | Write current cursor line |
| C93A : | 4 C | 5C C1 | JMP | \$C15C | Determine start address of line |
| ****************************** |  |  |  |  | Delete character under cursor |
| C93D : | 20 | ED CB | JSR | \$CBED | Cursor one to the right |
| C940: | 20 | 58 CB | JSR | \$CB58 | Get character and color at cursor |
| C943: | 20 | 00 CC | JSR | \$CC00 | Cursor one to the left |
| C946: | 20 | 32 CC | JSR | \$CC32 | Character at cursor position |
| C949: | 20 | ED CB | JSR | \$CBED | Cursor back to the right |
| C94C : | 4 C | 23 C 9 | JMP | \$C923 | Move line to cursor |
| ****************************** |  |  |  |  | Tab |
| C94F: | A4 | EC | LDY | * \$EC | Get current cursor col. in Y-reg |
| C951: | C8 |  | INY |  | Increment the column pointer |
| C952 : | C4 | E7 | CPY | * \$E7 | Compare right window-border |
| C954: | B0 | 06 | BCS | \$C95C | No more tabs possible |
| C956: | 20 | 6C C9 | JSR | \$C96C | Get next tab position |
| C959: | F0 | F6 | BEQ | \$C951 | Cursor is at tab pos, again |
| C95B | 2 C |  | . Byte | \$2C | Skip to \$C95E |
| C95C: |  | E7 | LDY | * \$E7 | Right window-border to Y |
| C95E: | 84 | EC | STY | * \$EC | Store the current cursor column |
| C960: | 60 |  | RTS |  | Return from subroutine |
| ****************************** |  |  |  |  | Set/clear tab |
| C961: | A4 | EC | LDY | * \$EC | Get current cursor col. in Y-reg |
| C963: | 20 | 6C C9 | JSR | \$C96C | Get tab byte |
| C966: | 45 | DA | EOR | * \$DA | Reverse the tab bit |
| C968: | 9D | 5403 | STA | \$0354, X | And store again |
| C96B : | 60 |  | RTS |  | Return from subroutine |

*******************************

******************************

| C980 : | A9 | 00 | LDA |  | \$00 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C982: | 2C |  | . Byte |  | \$2C |
| C983: | A9 | 80 | LDA | \# | \$80 |
| C985: | A2 | 09 | LDX | \# | \$09 |
| C987: | 9D | 5403 | STA |  | 0354, X |
| C98A: | CA |  | DEX |  |  |
| C98B: | 10 | FA | BPL |  | C987 |
| C98D | 60 |  | RTS |  |  |

*******************************

| C98E: | 24 | F9 |  | BIT | * \$F9 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C990: | 30 | FB |  | BMI | \$C98D |
| C992: | A9 | 15 |  | LDA | \# \$15 |
| C994: | 8D | 18 | D4 | STA | \$D418 |
| C997: | A0 | 09 |  | LDY | \# \$09 |
| C999: | A2 | 00 |  | LDX | \# \$00 |
| C99B: | 8C | 05 | D4 | STY | \$D405 |
| C99E: | 8E | 06 | D4 | STX | \$D406 |
| C9A1: | A9 | 30 |  | LDA | \# \$30 |
| C9A3: | 8D | 01 | D4 | STA | \$D401 |
| C9A6: | A9 | 20 |  | LDA | \# \$20 |

Determine tab position
Column to accumulator
Mask out bits 4-7=A MOD 7
And to X-register as pointer
Get power of 2
And store in \$DA
Column back to acc
Shift acc right three times
Amounting to INT(A/8)
Back into X-reg as pointer
Get tab byte
Test if 8th tab is set
Return from subroutine
Clear the tabs (or reset)
Load acc with zero to clear Skip to \$C985
Every 8th position is a tab All 10 tab bytes
Are written with the value Decrement the counter and Jump if not yet done Return from subroutine

CHR\$(7) - Bell
Test beep flag
No beep
Set SID volume to 15 (maximum)
Attack/decay constant
Sustain/release constant
Place in the corresponding reg. (for voice 1)
Define high byte of frequency
For voice 1
Select sawtooth

| C9A8: | 8D | 04 D4 | STA | \$D404 |
| :---: | :---: | :---: | :---: | :---: |
| C9AB: | A9 | 21 | LDA | \# \$21 |
| C9AD: | 8D | 04 D4 | STA | \$D404 |
| C9B0 : | 60 |  | RTS |  |
| ***************************** |  |  |  |  |
| C9B1: | A5 | EC | LDA | * \$EC |
| C9B3: | 48 |  | PHA |  |
| C9B4: | 20 | C3 CB | JSR | \$CBC3 |
| C9B7 : | 20 | 63 C 3 | JSR | \$C363 |
| C9BA: | 68 |  | PLA |  |
| C9BB: | 85 | EC | STA | * \$EC |
| C9BD : | 60 |  | RTS |  |

******************************

| C9BE : | 6 C | 38 | 03 | JMP | (\$0338) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C9C1: | C9 | 1B |  | CMP | \# \$1B |
| C9C3: | D0 | 05 |  | BNE | \$C9CA |
| C9C5: | 46 | EF |  | LSR | * \$EF |
| C9C7: | 4 C | 7D | C7 | JMP | \$C77D |
| C9CA: | 29 | 7F |  | AND | \# \$7F |
| C9CC: | 38 |  |  | SEC |  |
| C9CD : | E9 | 40 |  | SBC | \# \$40 |
| C9CF: | C9 | 1B |  | CMP | \# \$1B |
| C9D1: | B0 | OA |  | BCS | \$C9DD |
| C9D3: | OA |  |  | ASL | A |
| C9D 4 : | AA |  |  | TAX |  |
| C9D5: | BD | DF | C9 | LDA | \$C9DF, X |
| C9D8: | 48 |  |  | PHA |  |
| C9D9 : | BD | DE | C9 | LDA | \$C9DE, X |
| C9DC: | 48 |  |  | PHA |  |
| C9DD: | 60 |  |  | RTS |  |

*******************************

| C9DE: | $9 E C A$ | \$CA9E |
| :--- | :--- | :--- |
| C9E0: | EC CA | \$CAEC |
| C9E2: | $15 C A$ | $\$ C A 15$ |

And write to SID
The tone is started
By setting bit 0
Return from subroutine
<LF> - cursor column remains
Get current cursor column in acc
Save current column in acc
Search for end of line
Perform linefeed
Get current column back
Store the current cursor line
Return from subroutine

## Execute ESC sequences

Vector char output with ESC
Is character <ESC>?
Jump if another character
Current character by 2
Turn off all special functions Mask out bit 7, not reverse char Set carry for subtraction Subtract 64 from ASCII value Compare with 27
Return if character greater than $\mathbf{Z}$
Acc * 2 -- 16-bit value fetched
And then to X as pointer
Get high byte of exec. routine Save on stack
Get low byte of routine on stack Jump to routine via RTS. Address is on the stack

Addresses of the escape routine
<ESC> @ - Clear cursor to end
$<E S C>$ A - Auto-insert on
$<$ ESC $>$ B - Set bottom - screen

| C9E4: | E9 CA | \$CAE9 |
| :---: | :---: | :---: |
| C9E6: | 51 CA | \$CA51 |
| C9E8 : | 0 A CB | \$CB0A |
| C9EA: | 20 CB | \$CB20 |
| C9EC: | 36 CB | \$CB36 |
| C9EE: | 39 CB | \$CB39 |
| C9F0: | 3 CA | \$CA3C |
| C9F2 : | B0 CB | \$CBB0 |
| C9F4: | 51 CB | \$CB51 |
| C9F6: | E1 CA | \$CAE1 |
| C9F8 : | E4 CA | \$CAE4 |
| C9FA: | 47 CB | \$CB47 |
| C9FC: | 7C C7 | \$C77C |
| C9FE: | 8A CA | \$CA8A |
| CA00: | 75 CA | \$CA75 |
| CA02: | 3E CB | \$CB3E |
| CA04: | F1 CA | \$CAF1 |
| CA06: | 13 CA | \$CA13 |
| CA08: | FD CA | \$CAFD |
| CA0A: | BB CA | \$CABB |
| CAOC: | C9 CA | \$CAC9 |
| CAOE: | 2B CD | \$CD2B |
| CA10: | 82 C 9 | \$C982 |
| CA12 : | 7F C9 | \$C97F |



| CA14: | 18 |  | CLC |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CA15: | 24 |  | . Byt |  | \$24 |
| CA16: | 38 |  | SEC |  |  |
| CA17: | A6 | EC | LDX | * | \$EC |
| CA19: | A5 | EB | LDA | * | \$EB |
| CA1B: | 90 | 11 | BCC |  | CA2E |
| CA1D: | 85 | E4 | STA | * | \$E4 |
| CA1F: | 86 | E7 | STX |  | \$E7 |
| CA21: | 4C |  | JMP |  | CA32 |

$<\mathrm{ESC}>\mathrm{C}$ - Auto-insert off
$<\mathrm{ESC}>$ D - Delete current line
$<$ ESC $>$ E - Cursor flash off
$<\mathrm{ESC}>\mathrm{F}$ - Cursor flash on
$<$ ESC $>$ G - Enable beep
$<\mathrm{ESC}>\mathrm{H}$ - Disable beep
<ESC> I - Insert line
$<$ ESC $>$ J - Cursor to start of line
$<$ ESC $>$ K - Cursor to end of line
$<\mathrm{ESC}>\mathrm{L}$ - Enable scrolling
$<\mathrm{ESC}>\mathrm{M}$ - Disable scrolling
$<\mathrm{ESC}>\mathrm{N}$ - Reverse off (80-col)
$<E S C>$ O - Inst, quote, RVS off
$<\mathrm{ESC}>\mathrm{P}$ - Clear to line start
$<\mathrm{ESC}>\mathrm{Q}$ - Clear to line end
$<E S C>$ R - Reverse screen (80)
<ESC> S - Block cursor (80)
$<E S C>T$ - Set top of screen
$<\mathrm{ESC}>\mathrm{U}$ - Underline cursor 80
<ESC> V - Scroll up
$<$ ESC $>$ W - Scroll down
$<E S C>$ X - Switch 40/80-col.
$<$ ESC $>$ Y - Reset tabs to normal
$<\mathrm{ESC}>\mathrm{Z}$ - Clear all tabs
Definition of window borders
Cursor position is top/left Skip to \$CA17
Cursor position is right/bottom
Get current cursor col in X-reg
Get current cursor line in acc
If carry cleared: left/top!
Define bottom of screen window
As well as right border
Execute remainder of routine

| CA2 4 : | A5 | ED | LDA | * \$ED |
| :---: | :---: | :---: | :---: | :---: |
| CA26: | A6 | EE | LDX | * \$EE |
| CA28: | 20 | 1D CA | JSR | \$CA1D |
| CA2B: | A9 | 00 | LDA | \# \$00 |
| CA2D: | AA |  | TAX |  |
| CA2E: | 85 | E5 | STA | * \$E5 |
| CA30: | 86 | E6 | STX | * \$E6 |
| CA32: | A9 | 00 | LDA | \# \$00 |
| CA34: | A2 | 04 | LDX | \# \$04 |
| CA36: | 9D | 5D 03 | STA | \$035D, X |
| CA39: | CA |  | DEX |  |
| CA3A: | D0 | FA | BNE | \$CA36 |
| CA3C: | 60 |  | RTS |  |


| CA3D: | 20 | 7 C | C 3 | JSR | \$C37C |
| :--- | :--- | :--- | :--- | :--- | :--- |
| CA40: | 20 | 56 | C 1 | JSR | \$C156 |
| CA43: | E8 |  |  | INX |  |
| CA44: | 20 | 76 | CB | JSR | \$CB76 |
| CA47: | 08 |  |  | PHP |  |
| CA48: | 20 | 81 | CB | JSR | \$CB81 |
| CA4B: | 28 |  | PLP |  |  |
| CA4C: | B0 03 | BCS | \$CA51 |  |  |
| CA4E: | 38 |  | SEC |  |  |
| CA4F: | 66 | E8 | ROR | $\# \$ E 8$ |  |
| CA51: | 60 |  | RTS |  |  |

******************************

| CA52: | 20 B5 CB | JSR | \$CBB5 |
| :--- | :--- | :--- | :--- |
| CA55: | A5 E5 | LDA | $\star \$ E 5$ |
| CA57: | 48 | PHA |  |
| CA58: | A5 EB | LDA | $\star$ \$EB |
| CA5A: | 85 E5 | STA | $\star$ \$E5 |
| CA5C: | A5 F8 | LDA | $\star \$ F 8$ |
| CA5E: | 48 | PHA |  |
| CA5F: | A9 80 | LDA $\# \$ 80$ |  |

Define screen as window

Get max number of lines in $A$ Get max number of cols in X
Define as right/bottom
Left/top with $0 / 0$
And define as left
And top border
Load acc with zero and The X-register with 4 in order to Clear the line-overflow bit Decrement counter and jump If not all bits cleared yet Return from subroutine

Insert line
Move remainder of screen to X Cursor left - determine start addr Increment the line
Test line-overflow bit
Save the carry
Set/clear test-overflow bit
Get carry from stack
Cursor line is start line
Else mark old line
As following-line
Return from subroutine
Delete current line
Set line start address
Load top of window into acc
Save on stack
Get current cursor line in acc
Define as top of window
Save scroll flag
On stack
Don't scroll

| CA61: | 85 | F8 |  | STA |  | \$F8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CA63: | 20 | B8 | C3 | JSR |  | C3B8 |
| CA66: | 68 |  |  | PLA |  |  |
| CA67: | 85 | F8 |  | STA |  | \$F8 |
| CA69: | A5 | E5 |  | LDA |  | \$E5 |
| CA6B : | 85 | EB |  | STA |  | \$EB |
| CA6D: | 68 |  |  | PLA |  |  |
| CA6E: | 85 | E5 |  | STA |  | \$E5 |
| CA70: | 38 |  |  | SEC |  |  |
| CA71: | 66 | E8 |  | ROR |  | \$E8 |
| CA73: | 4 C | 56 | C1 | JMP |  | C156 |


| CA | 20 | 1E | CC | JSR | \$CC1E |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CA79: | 20 | AA | C4 | JSR | A |
| CA7C: | E6 | EB |  | INC | * \$EB |
| CA7E: | 20 | 5C | C1 | JSR | \$C15C |
| CA81 | A4 | E6 |  | LDY | * \$E6 |
| CA83: | 20 | 74 | $C B$ | JSR | \$CB74 |
| CA86: | B0 | F1 |  | BCS | \$CA79 |
| CA88: | 4C | 32 | C9 | JMP | \$C932 |


| CA8B: | 20 | $1 \mathrm{E} C \mathrm{C}$ | JSR | $\$ C C 1 E$ |
| :--- | :--- | :--- | :--- | :--- |
| CA8E: | 20 | 27 CC | JSR | $\$ C C 27$ |
| CA91: | C4 E6 | CPY | $\star \$ E 6$ |  |
| CA93: | D0 | 05 | BNE | $\$ C A 9 A$ |
| CA95: | 20 | 74 CB | JSR | $\$ C B 74$ |
| CA98: | 90 | EE | BCC | $\$ C A 88$ |
| CA9A: | 20 | 00 CC | JSR | $\$ C C 00$ |
| CA9D: | 90 EF | BCC | $\$ C A 8 E$ |  |



| CA9F: | 20 | $1 E \cdot C C$ | JSR |
| :--- | :--- | :--- | :--- |
| CAA2: | 20 AA CC1E |  |  |
| CAA5: | E6 EB | JSR | \$C4AA |
| INC | $\star$ \$EB |  |  |


| CAA7: | 20 | 5C | C1 | JSR | \$C15C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CAAA: | A 4 | E6 |  | LDY | * \$E6 |
| CAAC: | 20 | 74 | $C B$ | JSR | \$CB74 |
| CAAF: | B0 | F1 |  | BCS | \$CAA2 |
| CAB1: | A5 | EB |  | LDA | * \$EB |
| CAB3: | C5 | E4 |  | CMP | * \$E4 |
| CAB5 : | 90 | EB |  | BCC | \$CAA2 |
| CAB7 : | F0 | E9 |  | BEQ | \$CAA2 |
| CAB9 : | 4 C | 32 | C9 | JMP | \$C932 |


| CABC: | 20 | 1E | CC | JSR | \$CC1E |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CABF: | 8A |  |  | TXA |  |
| CAC0: | 48 |  |  | PHA |  |
| CAC1: | 20 | A6 | C3 | JSR | \$C3A6 |
| CAC4: | 68 |  |  | PLA |  |
| CAC5: | 85 | DF |  | STA | * \$DF |
| CAC7 : |  | 32 | C9 | JMP | \$C932 |



| CACA: | 20 | 1E | CC | JSR | \$CC1E |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CACD: | 20 | 74 | CB | JSR | \$CB74 |
| CAD0 : | B0 | 03 |  | BCS | \$CAD5 |
| CAD2: | 38 |  |  | SEC |  |
| CAD3: | 66 | E8 |  | ROR | \# \$E8 |
| CAD5 : | A5 | E5 |  | LDA | * \$E5 |
| CAD7: | 85 | EB |  | STA | * \$EB |
| CAD9: | 20 | 7C | C3 | JSR | \$C37C |
| CADC: | 20 | 85 | CB | JSR | \$CB85 |
| CADF : | 4 C | 32 | C9 | JMP | \$C932 |

******************************

| CAE2: | A9 00 | LDA \# $\$ 00$ |
| :--- | :--- | :--- |
| CAE4: | $2 C$ | .Byte $\$ 2 C$ |
| CAE5: | A9 80 | LDA \# $\$ 80$ |
| CAE7: | 85 F8 | STA * $\$ F 8$ |
| CAE9: | 60 | RTS |

Determine start addr. cursor line Load left window-border Y-reg Test line overflow bit Line not yet done
Get current cursor line in acc Compare lower window border Lower border not yet reached Lower border reached Reset old cursor address

## Scroll up

Save cursor coordinates
Line to acc and
Then save on stack
Perform scroll-up
Get line back from stack
And store
Old cursor coordinates back
Scroll down
Save cursor coordinates
Test line-overflow bit
Line is not overflow line
Mark that input line is not
Start line
Load top of window in acc
Write current cursor line
Scroll down
Clear line-overflow bit
Old cursor coordinates back
Enable/disable scrolling
Enable scrolling
Skip to \$CAE7
Disable scrolling
Store scroll flag
Return from subroutine
******************************

| CAEA: | A9 00 | LDA \# $\$ 00$ |
| :--- | :--- | :--- |
| CAEC: | 2 C | .Byte $\$ 2 \mathrm{C}$ |
| CAED: | A9 80 | LDA \# $\$ 80$ |
| CAEF: | 85 F 6 | STA $* \$ F 6$ |
| CAF1: | 60 | RTS |

******************************

CAF2: 24 D7
CAF4: 1040
CAF6: AD 2B 0A
CAF9: 29 E0
CAFB: 4C 14 CB
******************大***********

| CAFE: | 24 | D7 |  | BIT |  | \$D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CB00 : | 10 | 34 |  | BPL |  | CB36 |
| CB02 : | AD | 2B | OA | LDA |  | A2B |
| CB05 : | 29 | E0 |  | AND | \# | \$E0 |
| CB07 : | 09 | 07 |  | ORA |  | \$07 |
| CB09 : | D0 | 09 |  | BNE |  | B14 |

******************************

| CB0B: | 24 | D7 | BIT | $\star$ \$D7 |
| :--- | :--- | :--- | :--- | :--- |
| CB0D: | 10 | $0 B$ | BPL | $\$ C B 1 A$ |
| CB0F: | AD | $2 B$ | $0 A$ | LDA |
| CB12: | 29 | $1 F$ |  | AND |
| CB1 | \# $1 F$ |  |  |  |
| CB14: | $8 D$ | $2 B$ | $0 A$ | STA |
| CB17: | $4 C$ | 91 | CD | JMP |

CB1A: AD 26 0A
CB1D: 0940
CB1F: D0 12
LDA \$0A26
ORA \# \$40
BNE \$CB33

Set/clear flag for auto-insert
Clear auto-insert flag
Skip to \$CAEF
Set auto-insert flag
And store flag
Return from subroutine
Turn on block cursor
Test 40/80-column mode
For 40-column mode --> end
Get VDC cursor mode
Mask out bits 0-4 (start-scan)
Save and VIC cursor off
Turn on underline cursor
Test 40/80-column flag
If 40-column, end
Get VDC cursor mode
Mask out start-scan
Start-scan line is 7
Unconditional jump to setting
Cursor flash off
Test 40/80-column mode
If 40 -column, then jump
Get VDC cursor mode
Mask out flash
And save again
Set mode and VIC off
for 40 column
Get VIC cursor mode
Set bit 6 for steady
Unconditional jump to store


| CB21: | 24 | D7 | BIT | $*$ \$D7 |
| :--- | :--- | :--- | :--- | :--- |
| CB23: | 10 | 09 | BPL | \$CB2E |
| CB25: | AD 2B 0A | LDA | \$0A2B |  |
| CB28: | 29 | $1 F$ | AND | $\#$ \$1F |
| CB2A: | 09 | 60 | ORA | $\# \$ 60$ |
| CB2C: | D0 | E6 | BNE | \$CB14 |

*****************************

| CB2E: | AD 26 | $0 A$ | LDA | \$0A26 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| CB31: | 29 | BF | AND | \# \$BF |  |
| CB33: | $8 D$ | 26 | $0 A$ | STA | $\$ 0 A 26$ |
| CB36: | 60 |  | RTS |  |  |

******************************

CB37: A9 00
CB39: 2C
CB3A: A9 80
CB3C: 85 F 9
CB3E: 60


LDA \# \$00
.Byte \$2C
LDA \# \$80
STA * \$F9
RTS

CB3F: A2 18
CB41: 20 DA CD
CB44: 0940
CB46: D0 07

LDX \# \$18
JSR \$CDDA
ORA \# \$40
BNE \$CB4F


CB48: A2 18
LDX \# \$18
CB4A: 20 DA CD
JSR \$CDDA
CB4D: 29 BF
AND \# \$BF
CB4F: $4 C$ CC CD JMP $\$ C D C C$

Cursor flash on
Test 40/80-column mode
Jump if 40 column
Get VDC cursor mode
Mask out flash
And define flash period
Unconditional jump to store
for 40 column
Get VIC cursor mode
Mask otu bit 6 (steady)
And save again
Return from subroutine
Set/clear flag for bell
Enable bell
Skip to \$CB3C
Disable bell
And store flag
Return from the subroutine
Reverse 80-column monitor
Select register 24
And get current contents
Set reverse flag
Unconditional jump to \$CB4F
Switch 80-column monitor normal

Select register 24
And get current contents
Clear the reverse flag And store

|  |  |  |  |  | Cursor to end of current line |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CB52 : | 20 | C3 CB | JSR | \$CBC3 | Determine start addr current line |
| CB55 : | 4 C | 3E C3 | JMP | \$C33E | Cursor to end of line |
| ****** |  | ****** | ***** | ******** | Get char and color at cursor pos |
| CB58 : |  | EC | LDY | * \$EC | Get current cursor col in Y-reg |
| CB5A: |  |  | BIT | * \$D7 | Test 40/80-column mode |
| CB5C | 30 | 07 | BMI | \$CB65 | Jump if 80-column mode |
| CB5E: |  |  | LDA | (\$E2), Y | Get color at cursor position |
| CB60: |  |  | STA | * \$F2 | And save |
| CB62 : |  |  | LDA | (\$E0), Y | Get character at cursor position |
| CB64: | 60 |  | RTS |  | Return from subroutine |
| ****** | **** | ******* | ***** | ******** | Get char. and color under cursor |
| CB65 : | 20 | F9 CD | JSR | \$CDF9 | Set the update address to ARA |
| CB68: | 20 | D8 CD | JSR | \$CDD8 | Get current attribute |
| CB6B : |  |  | STA | * \$F2 | Store attribute |
| CB6D : | 20 | E6 CD | JSR | \$CDE6 | Set the update address to video |
| CB70: | 20 | D8 CD | JSR | \$CDD8 | Get character from video RAM |
| CB73: | 60 |  | RTS |  | Return from subroutine |
| ****** | *** | ******* | ***** | ******** | Routine to test line-overflow bit |
| CB74: | A6 | EB | LDX | * \$EB | Get current cursor line in X-reg |
| CB76: | 20 | 9 FCB | JSR | \$CB9F | Determine power 2 \& remainder |
| CB79 : | 3D | 5E 03 | AND | \$035E, X | Clear line overflow bit |
| CB7C | C9 | 01 | CMP | \# \$01 | No line set in the block? |
| CB7E : | 4 C | 90 CB | JMP | \$CB90 | Jump to the end of the routine |
| CB81: | A6 | EB | LDX | * \$EB | Get current cursor line in X-reg |
| CB83: | B0 | OE | BCS | \$CB93 | Jump if flag set |
| CB85 : | 20 | 9 FCB | JSR | \$CB9F | Determine power 2 \& remainder |
| CB88 : | 49 | FF | EOR | \# \$FF | One's complement of acc |
| CB8A | 3D | 5E 03 | AND | \$035E, X | combine with line overflow table |
| CB8D : | 9 D | 5E 03 | STA | \$035E, X | And store again |
| CB90 : |  | DA | LDX | * \$DA | Get X from temp storage |
| CB92 : | 60 |  | RTS |  | Return from subroutine |

$* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~$
******************************

| CBB1: |  | E6 |  | LDY | * \$E6 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CBB3: | 84 | EC |  | STY | * \$EC |
| CBB5 : | 20 | 74 | CB | JSR | \$CB74 |
| CBB8: | 90 | 06 |  | BCC | \$CBC0 |
| CBBA: | C6 | EB |  | DEC | * \$EB |
| CBBC : | 10 | F7 |  | BPL | \$CBB5 |
| CBBE : | E6 | EB |  | INC | * \$EB |
| CBC0 : | 4 C | 5C | C1 | JMP | \$C15C |

Set the line-overflow bit
Test scroll bit
Jump if bit 6 set
Determine power 2 \& remainder
Set the line-overflow bit
And update
Routine finds $2^{\wedge}(\mathrm{X}$ AND 7) and INT (X/8). Param in X-reg

Save the accumulator
X-register to acc
Mask out bits 3-7=X MOD 8
Acc back to X-reg
Get corresponding power of 2
Save acc on stack
Get original value back
This value is divided by 2
Three times
Which results in INT(X/8)
Result to X-reg
Get power of 2 from stack
Return from subroutine
Clear the overflow chain
Put left window-bdr into Y-reg Save the current cursor column Clr line-overfl. bit of cur. line Carry cleared if all bits are 0 Decrement current cursor line If not first line then jump Increment current cursor line Find start addr of current line

| CBC3: | E6 | EB |  | INC | * \$EB |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CBC5 : | 20 | 74 | CB | JSR | \$CB74 |
| CBC8 : | B0 | F9 |  | BCS | \$CBC3 |
| CBCA: | C6 | EB |  | DEC | * \$EB |
| CBCC: | 20 | 5C | C1 | JSR | \$C15C |
| CBCF : | A 4 | E7 |  | LDY | * \$E7 |
| CBD1: | 84 | EC |  | STY | * \$EC |
| CBD3: | 20 | 58 | CB | JSR | \$CB58 |
| CBD 6 : | A6 | EB |  | LDX | * \$EB |
| CBD8 : | C9 | 20 |  | CMP | \# \$20 |
| CBDA: | D0 | OE |  | BNE | \$CBEA |
| CBDC: | C4 | E6 |  | CPY | * \$E6 |
| CBDE : | D0 | 05 |  | BNE | \$CBE5 |
| CBE0 : | 20 | 74 | CB | JSR | \$CB74 |
| CBE3: | 90 | 05 |  | BCC | \$CBEA |
| CBE5 : | 20 | 00 | CC | JSR | \$CCOO |
| CBE 8 : | 90 | E9 |  | BCC | \$CBD3 |
| CBEA: | 84 | EA |  | STY | * \$EA |
| CBEC : | 60 |  |  | RTS |  |

*******************************

| CBED : | 48 |  |  | PHA |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CBEE : | A4 | EC |  | LDY |  | \$EC |
| CBF0 : | C4 | E7 |  | CPY |  | \$E7 |
| CBF2 : | 90 | 07 |  | BCC |  | CBFB |
| CBF 4 : | 20 | 63 | C3 | JSR |  | C363 |
| CBF7: | A4 | E6 |  | LDY | * | \$E6 |
| CBF9 : | 88 |  |  | DEY |  |  |
| CBFA | 38 |  |  | SEC |  |  |
| CBFB : | C8 |  |  | INY |  |  |
| CBFC: | 84 | EC |  | STY | * | \$EC |
| CBFE: | 68 |  |  | PLA |  |  |
| CBFF : | 60 |  |  | RTS |  |  |

Search for end of input line
Increment current cursor line
Clear line-overflow bit
If not last line $=>$ Jump
Decrement current cursor line
Find start addr of current line
Load rt window-border, Y-reg
Save the current cursor column
Get char. and color at cursor pos
Get current cursor line in X-reg
Is character <space>?
No, then jump
Compare with lf window-border
Not yet reached
Clear line-overflow bit
A line is still free
Cursor one position to the left
Cursor can be moved
Current input line: End
Return from subroutine
Cursor 1 spc right in window
Save acc on stack
Get current cursor line in Y-reg
Compare to rt window-border
Right window-border reached?
No, then increment crsr column
Lóad left window-border into Y
Decrement
Carry set means new line
Increment cursor column
Store the current cursor column
Put acc back on stack
Return from the subroutine
*******************************

| $\mathrm{CCO} 0:$ | A4 | EC | LDY | * \$EC |
| :---: | :---: | :---: | :---: | :---: |
| CC02: | 88 |  | DEY |  |
| CC03: | 30 | 04 | BMI | \$CC09 |
| CC05: | C4 | E6 | CPY | * \$E6 |
| CC07 | B0 | OF | BCS | \$CC18 |
| CC09 : | A4 | E5 | LDY | * \$E5 |
| CC0B : | C4 | EB | CPY | * \$EB |
| CCOD : | B0 | OE | BCS | \$CC1D |
| CC0F: | C6 | EB | DEC | * \$EB |
| CC11: | 48 |  | PHA |  |
| CC12 : | 20 | 5C C1 | JSR | \$C15C |
| CC15 : | 68 |  | PLA |  |
| CC16: | A4 | E7 | LDY | * \$E7 |
| CC18: | 84 | EC | STY | * \$EC |
| CC1A: | C4 | E7 | CPY | * \$E7 |
| CC1C: | 18 |  | CLC |  |
| CC1D: | 60 |  | RTS |  |


| CC1E: | A4 | EC | LDY | * | \$EC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CC20: | 84 | DE | STY | * | \$DE |
| CC22 : | A6 | EB | LDX | * | \$EB |
| CC24: | 86 |  | STX | * | \$DF |
| CC26: | 60 |  | RTS |  |  |


| CC27: | A5 F1 | LDA $* \$ F 1$ |  |
| :--- | :--- | :--- | :--- |
| CC29: | $298 F$ | AND \# $\$ 8 \mathrm{~F}$ |  |
| CC2B: | AA | TAX |  |
| CC2C: | A9 20 | LDA \# $\$ 20$ |  |
| CC2E: 2 C | .Byte $\$ 2 \mathrm{C}$ |  |  |

Cursor 1 spc to left in window
Get current crsr column in Y-reg Decrement the column by 1 If negative, cursor in column 0 Compare with if window-border Left edge not reached, OK Load top of window in Y-reg Compare with current cursor line Cursor is in topmost line, end Decrement current cursor line Save acc on stack
Find start address of, the line Get acc back from stack Load right window-bdr in Y-reg Save the current cursor column Compare with right window-bdr Clear carry for cursor moved Return from the subroutine

Copy cursor (X/Y) to \$DE/\$DF
Get current crsr column in Y-reg Copy to \$DE
Get current crsr column in X-reg Copy to \$DF
Return from the subroutine
Space at current cursor position
Color code for char output in acc
Mask out bits 4-6 (attribute)
And to X-register
Load acc with space
Skip to \$CC31

| CC2F: | A6 | F1 | LDX | * \$F1 |
| :---: | :---: | :---: | :---: | :---: |
| CC31: | 2C |  | . Byte | \$2C |
| CC32 : |  | F2 | LDX | * \$F2 |
| CC34: | A8 |  | TAY |  |
| CC35: | A9 | 02 | LDA | \# \$02 |
| CC37: | 8D | 28 0A | STA | \$0A28 |
| CC3A: | 20 | 7C C1 | JSR | \$C17C |
| CC3D | 98 |  | TYA |  |
| CC3E: | A4 | EC | LDY | * \$EC |
| CC40 : | 24 |  | BIT | * \$D7 |
| CC42 : | 30 | 06 | BMI | \$CC4A |
| CC44: |  |  | STA | (\$E0), Y |
| CC4 6 : | 8A |  | TXA |  |
| CC47: |  |  | STA | (\$E2), Y |
| CC49 : | 60 |  | RTS |  |



| CC4A: | 48 | PHA |  |
| :--- | :--- | :--- | :--- |
| CC4B: | $8 A$ | TXA |  |
| CC4C: | 48 | PHA |  |
| CC4D: | 20 F9 CD | JSR | $\$ C D F 9$ |
| CC50: | 68 | PLA |  |
| CC51: | 20 CA CD | JSR | $\$ C D C A$ |
| CC54: | 20 E6 CD | JSR | $\$ C D E 6$ |
| CC57: | 68 |  | PLA |
| CC58: | $4 C$ CA CD |  |  |
|  |  |  |  |
|  |  |  |  |



| CC5B : | 38 | SEC |  |  |
| :---: | :---: | :---: | :---: | :---: |
| CC5C: | A5 E4 | LDA | * | \$E4 |
| CC5E : | E5 E5 | SBC | * | \$E5 |
| CC60: | A8 | TAY |  |  |
| CC61: | 38 | SEC |  |  |
| CC62: | A5 E7 | LDA | * | \$E7 |
| CC64: | E5 E6 | SBC | * | \$E6 |

Character (acc) at cursor position
Load X-register with color Skip to \$CC34
Color code reg. for insert/delete
Acc to Y-register
Place the value two in
VIC cursor-flash counter
Adapt attribute address
And Y-register back to acc
Get current crsr column in Y-reg
Test 40/80 column mode
Jump if 80-column mode
Store character in 40-column
Put video RAM \& X-reg. (color)
In color memory
Return from subroutine
Character on 80-column screen Acc: character, X: color, Y: col

Save acc on stack
X-register (color) to acc
And store on stack
Set update register for attribute
Get color from stack in acc
And store in attribute RAM
Set update addr. for video RAM
And get character from stack
Store character in video RAM
Find chars/line \& lines/window
Set carry
Load bottom of window in acc
Minus top yields lines
Of the window to Y-register
Set the carry again
Load rt window-border into acc
Minus left window-border yields

| CC66: AA | TAX |  |
| :--- | :--- | :--- |
| CC67: |  |  |
| CC $59:$ | LDA | \$ |
| CCE |  |  |

******************************

| CC6A: | B0 | 29 | BCS | \$CC95 |
| :---: | :---: | :---: | :---: | :---: |
| CC6C: | 8A |  | TXA |  |
| CC6D | 65 | E5 | ADC | * \$E5 |
| CC6F : | B0 | 14 | BCS | \$CC85 |
| CC71: | C5 | E4 | CMP | * \$E4 |
| CC73: | F0 | 02 | BEQ | \$CC77 |
| CC75: | B0 | OE | BCS | \$CC85 |
| CC77: | 48 |  | PHA |  |
| CC78: | 18 |  | CLC |  |
| CC79: | 98 |  | TYA |  |
| CC7A : | 65 | E6 | ADC | * \$E6 |
| CC7C : | B0 | 06 | BCS | \$CC84 |
| CC7E : | C5 | E7 | CMP | * \$E7 |
| CC80: | F0 | 04 | BEQ | \$CC86 |
| CC82 : | 90 | 02 | BCC | \$CC86 |
| CC84 : | 68 |  | PLA |  |
| CC85 : | 60 |  | RTS |  |

*******************************

| CC86: | 85 | EC | STA | * \$EC |
| :---: | :---: | :---: | :---: | :---: |
| CC88 : | 85 | E9 | STA | * \$E9 |
| CC8A: | 68 |  | PLA |  |
| CC8B : | 85 | EB | STA | * \$EB |
| CC8D : | 85 | E8 | STA | * \$E8 |
| CC8F: | 20 | 5C C1 | JSR | \$C15C |
| CC92 : | 20 | 57 CD | JSR | \$CD57 |
| CC95: | A5 | EB | LDA | * \$EB |
| CC97: | E5 | E5 | SBC | * \$E5 |
| CC99: | AA |  | TAX |  |
| CC9A: | 38 |  | SEC |  |
| CC9B : | A5 | EC | LDA | * \$EC |
| CC9D: | E5 | E6 | SBC | * \$E6 |
| C9F | A8 |  | TAY |  |

Number of chars/line into X-reg Max number of columns in acc
Return from the subroutine
Get or set cursor position
If carry set - then get pos
Line to acc
Add top of window
If overflow then end (Error!)
Compare to bottom of window
If reached, then OK
If oveflow then end (Error!)
Save line on stack
Clear carry for addition
Get column in acc
And add left window-border
If overflow then end (Error!)
Compare to rt window-border
If equal, then OK
If overflow then end (Error!)
Get line from stack
Return from subroutine
Make input line clear
Store the current cursor column
Store the start input line
Get line from stack
Write current cursor line back
Store as start input line
Determine addr of current line
Set cursor to current column
Get current cursor line in acc
Subtract top of window
Result then to X
Set carry for subtraction
Get current cursor column in acc
Subtract left window-border
Result to Y

| CCAO: | 18 |
| :--- | :--- |
| CCA1: | 60 |

CCA2: CA DEX
CCA3: 86 DC STX

CCA5: 84 DA STY * \$DA
CCA7: 8D AA 02
CCAA: A8
CCAB: B6 02
CCAD: 206 BFF
CCBO: 85 DE
CCB2: A2 OA
CCB4: 2020 CD
CCB7: 85 DB
CCB9: A6 DC
CCBB: E8
CCBC: 2020 CD
CCBF: 85 DD
CCC1: A6 DC
CCC3: A5 DA
CCC5: 38
CCC6: FD 0010
CCC9: F0 2B
CCCB: 9016
CCCD: 18
CCCE: 65 DB
CCD0: B0 4D
CCD2: AA
CCD3: A4 DB
CCD5: C4 DD
CCD7: F0 1D
CCD9: 88
CCDA: CA
CCDB: B9 OA 10
CCDE: 9D 0A 10
CCE1: B0 F2
CCE3: 65 DD

* \$DC

STA \$02AA
TAY
LDX * \$02,Y
JSR \$FF6B
STA * \$DE
LDX \# \$0A
JSR \$CD20
STA * \$DB
LDX * \$DC
DEX

INX
JSR \$CD20
STA * \$DD
LDX * \$DC
LDA * \$DA
SEC
SBC $\$ 1000, \mathrm{X}$
BEQ \$CCF6
BCC \$CCE3
CLC
ADC * \$DB
BCS \$CD1F
TAX
LDY * \$DB
CPY * \$DD
BEQ \$CCF6
DEY
DEX
LDA $\$ 100 \mathrm{~A}, \mathrm{Y}$
STA \$100A, X
BCS \$CCD5
ADC * \$DD

Clear carry for OK
Return from subroutine
Kernal entry: PFKEY
Program function key
Dec the number of the ftn. key Number of (ftn key-1) in Z-P
Store length of string in Z-P
Z-P addr - string ptr in FETVEC
Z-page address of string ptr in Y
Get bank \# of the ftn string in X
Kernal: GETCFG get config
Store in bank byte for ftn string
Number of ftn keys (10) in acc
Add ftn str lengths up to (X -1 )
Store string length in zero page
Get number of the (ftn key-1)
Create real ftn key number
Add ftn str lengths up to (X -1)
Store string length
Get number of (ftn key -1)
Get string length of ftn key
Set carry for normal subtraction
Subtract length of the old ftn str
No move necessary, continue
New string shorter than old
Clear carry for addition
Add total length + difference len
Length > 256 than RTS: error
Put new maximum length in $\mathbf{X}$
Get old max length in $Y$
If both are equal, than the last
Ftn key was addressed
Decrement old max length by 1
Decrement new max length by 1
Move ftn str's away from new Insert position
And create space for the new str Add difference length

| CCE5: | AA |  | TAX |  |
| :---: | :---: | :---: | :---: | :---: |
| CCE 6 : | A4 | DD | LDY | * \$DD |
| CCE8 : | C4 | DB | CPY | * \$DB |
| CCEA: | B0 | OA | BCS | \$CCF6 |
| CCEC : | B9 | OA 10 | LDA | \$100A, Y |
| CCEF : | 9D | OA 10 | STA | \$100A, X |
| CCF2 : | C8 |  | INY |  |
| CCF3: | E8 |  | INX |  |
| CCF 4 : |  | F2 | BCC | \$CCE 8 |



| CCF6: | A6 | DC | LDX | * \$DC |
| :---: | :---: | :---: | :---: | :---: |
| CCF8 : | 20 | 20 CD | JSR | \$CD20 |
| CCFB: | AA |  | TAX |  |
| CCFC: | A4 | DC | LDY | * \$DC |
| CCFE: | A5 | DA | LDA | * \$DA |
| CD00: | 99 | 0010 | STA | \$1000, Y |
| CD03: | A0 | 00 | LDY | \# \$00 |
| CD05: | C6 | DA | DEC | * \$DA |
| CD07: | 30 | 15 | BMI | \$CD1E |
| CD09: | 86 | DF | STX | * \$DF |
| CD0B: | A6 | DE | LDX | * \$DE |
| CD0D: | AD | AA 02 | LDA | \$02AA |
| CD10: | 78 |  | SEI |  |
| CD11: | 20 | A2 02 | JSR | \$02A2 |
| CD14: | 58 |  | CLI |  |
| CD15: | A6 | DF | LDX | * \$DF |
| CD17: | 9D | OA 10 | STA | \$100A, X |
| CD1A: | E8 |  | INX |  |
| CD1B: | C8 |  | INY |  |
| CD1C: | D0 | E7 | BNE | \$CD05 |
| CD1E: | 18 |  | CLC |  |
| CD1F: | 60 |  | RTS |  |

*******************************

CD20: A9 00
CD22: 18
CD23: CA
LDA \# \$00
CLC
DEX

Copy new len in X
Get old len in Y
Compare with old max length
Equal, than space
Insertion for new ftn string
For ftn key is done
Increment old \& new len
By 1 for move
Until ftn strings shifted
Insert new function string
Get number of the (ftn key -1)
Add ftn str lengths up to (X -1)
Get str len up to the new ftn key
Get \# of the (ftn key -1)
Length of the ftn string to insert
Replace len entry in ftn str table Initialize displacement pointer
Length of the ftn str = length -1
All chars in table xferred, exit
Store the "to" string length
Bank value where str is located
Load acc with FETVEC
Disable all system interrupts
FETCH: get ftn string character
Enable all system interrupts
Position for ftn string in table
Enter character in ftn string table
Displ. to "to where" str buffer +1
Displ to "from where" str buff +1
Jump in the string transfer loop
Marker for "OK" return
Return from the subroutine
Add lengths of ftn str's up to X
Load counter with zero
Clear carry for addition
Previous key assignment

| CD24: | 30 | 05 | BMI | \$CD2B |
| :---: | :---: | :---: | :---: | :---: |
| CD26: | 7D | 0010 | ADC | \$1000, X |
| CD29 : | 90 | F8 | BCC | \$CD23 |
| CD2B: | 60 |  | RTS |  |


| CD2C: | 85 | F0 |  | STA |  | \$F0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD2E: | A2 | 1A |  | LDX |  | \$1A |
| CD30: | BC | 40 | OA | LDY |  | 0A40, X |
| CD33: | B5 | E0 |  | LDA |  | \$E0, X |
| CD35: | 9D | 40 | OA | STA |  | 30A40, X |
| CD38: | 98 |  |  | TYA |  |  |
| CD39: | 95 | E0 |  | STA |  | * \$E0, X |
| CD3B: | CA |  |  | DEX |  |  |
| CD3C: | 10 | F2 |  | BPL |  | \$CD30 |
| CD3E: | A2 | OD |  | LDX |  | \# \$0D |
| CD40: | BC | 60 | OA | LDY |  | 50A60, X |
| CD43: | BD | 54 | 03 | LDA |  | \$0354, X |
| CD46: | 9D | 60 | 0A | STA |  | \$0A60, X |
| CD49: | 98 |  |  | TYA |  |  |
| CD4A: | 9D | 54 | 03 | STA |  | \$0354, X |
| CD4D: | CA |  |  | DEX |  |  |
| CD4E: | 10 | F0 |  | BPL |  | \$CD40 |
| CD50: | A5 | D7 |  | LDA |  | * \$D7 |
| CD52 : | 49 | 80 |  | EOR |  | \# \$80 |
| CD54: | 85 | D7 |  | STA |  | * \$D7 |
| CD5 6 : | 60 |  |  | RTS |  |  |


| CD57: | 24 | D7 | BIT | * \$D7 |
| :---: | :---: | :---: | :---: | :---: |
| CD59: | 10 | FB | BPL | \$CD56 |
| CD5B: | A2 | OE | LDX | \# \$0E |
| CD5D: | 18 |  | CLC |  |
| CD5E: | A5 | E0 | LDA | * \$E0 |
| CD60: | 65 | EC | ADC | * \$EC |
| CD62 : | 48 |  | PHA |  |

If zero, then add all Add length of key X Jump unconditionally to \$CD23

Return from subroutine
Kernal routine: SWAPPER Switch 40/80-col modes

Store acc as last-printed char
Exchange the passive monitor Storage with the active storage. This is done 26 times because 26 bytes must be copied The passive range lies from \$0A40 to \$0A5B. Decrement the counter if Not done exchanging Now the bit maps, the bit tables Of active and passive screens Must be exchanged.
This is done 13 times The passive areas starts at \$0A60.
Decrement counter and jump
If not done copying
Get status 40/80 column
And invert flag bit
Save again
Return from subroutine
Set cursor to current column
Test for 40/80 column mode
End if 40-column mode
Cursor position high
Clear carry
Low byte of current screen line Add cursor column
Save low byte

| CD63: | A5 E1 | LDA | $\star$ \$E1 |
| :--- | :--- | :--- | :--- |
| CD65: | 6900 | ADC | $\# \$ 00$ |
| CD67: | 20 CC CD | JSR | \$CDCC |
| CD6A: | E8 | INX |  |
| CD6B: | 68 | PLA |  |
| CD6C: | $4 C$ CC CD | JMP | $\$ C D C C$ |


| CD6F: | 24 | D7 |  | BIT | * \$D7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CD71: | 10 | 26 |  | BPL | \$CD99 |
| CD73: | 20 | 7C | C1 | JSR | \$C17C |
| CD76: | A4 | EC |  | LDY | * \$EC |
| CD78: | 20 | F9 | $C D$ | JSR | \$CDF9 |
| CD7B: | 20 | D8 | CD | JSR | \$CDD8 |
| CD7E: | 8D | 33 | OA | STA | \$0A33 |
| CD81: | 29 | F0 |  | AND | \# \$F0 |
| CD83: | 85 | DB |  | STA | * \$DB |
| CD85 : | 20 | F9 | $C D$ | JSR | \$CDF9 |
| CD88: | A5 | F1 |  | LDA | * \$F1 |
| CD8A: | 29 | OF |  | AND | \# \$0F |
| CD8C: | 05 | DB |  | ORA | * \$DB |
| CD8E: | 20 | CA | $C D$ | JSR | \$CDCA |
| CD91: | A2 | 0A |  | LDX | \# \$0A |
| CD93: | AD | 2B | OA | LDA | \$0A2B |
| CD96: | 4 C | CC | CD | JMP | \$CDCC |
| CD99: | A9 | 00 |  | LDA | \# \$00 |
| CD9B: | 8 D | 27 | OA | STA | \$0A27 |
| CD9E: | 60 |  |  | RTS |  |

*****************************

| CD9F | 24 | D7 |  | BIT | * \$D7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CDA1: | 10 | 10 |  | BPL | \$CDB3 |
| CDA3: | 20 | F9 | $C D$ | JSR | \$CDF9 |
| CDA6: | AD | 33 | OA | LDA | \$0A33 |
| CDA9 : | 20 | CA | $C D$ | JSR | \$CDCA |
| CDAC: | A2 | 0 A |  | LDX | \# \$0A |
| CDAE : | A9 | 20 |  | LDA | \# \$20 |
| CDB0 : | 4 C | CC | $C D$ | JMP | \$CDCC |

High byte of current screen line Add the carry
And store the high byte Increment register pointer to $\$ 0 \mathrm{~F}$
Get low byte from stack And save it too (return)

Set cursor color at cursor pos
Test for 40/80-column mode
Jump if 40 column mode
Set attribute address
Get current crsr column in Y-reg
Attribute addr in update register
Get current attribute
Store temporarily
Mask out bits 0-3 (color)
And store
Attribute addr in update register
Color code for char output in acc
Mask out bits 4-7 (attribute)
And combine with attribute
Store at attribute address
Cursor mode and start-scan line
80 -column cursor mode

## And store

Acc equal zero and store
Means turn VIC cursor off
Return from subroutine
Turn cursor on (80-column)
Test 40/80-column mode
Jump if 40 -columnmode
Set update to attribute address
Temp storage for MOVLIN
Store attribute
Cursor mode and start-scan line Assigned value 32
Place acc in VDC data register

| CDB3: | 8D | 27 | 0A | STA | \$0A27 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CDB6: | AD | 26 | 0A | LDA | \$0A26 |
| CDB9 : | 10 | OE |  | BPL | \$CDC9 |
| CDBB : | 29 | 40 |  | AND | \# \$40 |
| CDBD : | 8D | 26 | 0A | STA | \$0A26 |
| CDC0 : | AD | 29 | 0A | LDA | \$0A29 |
| CDC3: | AE | 2A | OA | LDX | \$0A2A |
| CDC6: | 20 | 34 |  | JSR | \$CC34 |
| CDC9 : | 60 |  |  | RTS |  |



| CDCA: | A2 | 1 F |  | LDX |
| :--- | :--- | :--- | :--- | :--- | \# $\$ 1 \mathrm{~F}$

******************************

| CDD8: | A2 | 1 F | LDX | \# \$1F |
| :--- | :--- | :--- | :--- | :--- |
| CDDA: | 8 E | 00 | D 6 | STX |
| CDDD: | 2 C | 00 | D6 | BIT |
| SD | \$00 |  |  |  |
| CDE0: | 10 | FB | BPL | \$CDDD |
| CDE2: | AD 01 D6 | LDA | \$D601 |  |
| CDE5: | 60 |  | RTS |  |

******************************

CDE6: A2 12
CDE8: 18
CDE9: 98
CDEA: 65 E0
CDEC: 48
CDED: A9 00
CDEF: 65 E 1

LDX \# \$12
CLC
TYA
ADC * \$E0
PHA
LDA \# \$00
ADC * \$E1

Turn cursor on (40-column)
Turn VIC cursor on
Steady or flashing cursor?
Steady, then end
Clear flash flag
And store again
VIC character before flash
VIC color before flash
Set old values
Return from subroutine
Acc in data register of VCR
VCR data register
Transmit register
Test status
Not done yet, wait
Store value in register
Return from subroutine
Get value of the data register
VCR data register
Transmit register
Test status
Not done yet, wait
Get value of the register
Return from subroutine
Set update address to current screen position

Update address high
Clear carry for addition
Y (column) to acc
Add low byte of current addr Then on stack
Load acc with zero and then Add the carry

| CDF1: | 20 | $C C \quad C D$ | JSR | \$CDCC |
| :---: | :---: | :---: | :---: | :---: |
| CDF4: | 68 |  | PLA |  |
| CDF5: | E8 |  | INX |  |
| CDF 6 : | 4C | CC CD | JMP | \$CDCC |
| ***************************** |  |  |  |  |
| CDF9: | A2 | 12 | LDX | \# \$12 |
| CDFB: | 18 |  | CLC |  |
| CDFC: | 98 |  | TYA |  |
| CDFD: | 65 | E2 | ADC | * \$E2 |
| CDFF: | 48 |  | PHA |  |
| CE00: | A9 | 00 | LDA | \# \$00 |
| CE02 : | 65 | E3 | ADC | * \$E3 |
| CE04: | 20 | $C C \quad C D$ | JSR | \$CDCC |
| CE07: | 68 |  | PLA |  |
| CE08: | E8 |  | INX |  |
| CE09: | 4C | CC CD | JMP | \$CDCC |

******************************

| CE0C: | A9 00 | LDA | $\#$ \$ 00 |
| :--- | :--- | :--- | :--- |
| CE0E: | A0 D0 | LDY | $\#$ \$D0 |
| CE10: | 85 | $D A$ | STA |
| CE12: | 84 | DB | STY |
| A |  |  |  |

Store the high byte
Get low byte from stack
Increment register to \$13
And low byte in update register
Set update address for attribute
Update register high byte
Clear carry for addition
Y (column) to acc
Add low byte of attribute addr
And then on stack
Load acc with zero and then Add carry
Store high byte
Get low byte from stack and Increment register to $\$ 13$
Store low byte
Copy character set in VDC RAM
Load acc (low) \& Y (high) with
Start addr - CHARROM: \$D000
Store these values in zero-page
Addresses \$DA and \$DB
Update register high
Start address of char generator Define in VDC
Pointer to low byte
$\$ 00$ is low byte of start address
Of the character generator
Index pointer to line/char
Select CHARROM
Zero-page address to access INDFET: LDA(XX), Y fr bank And store value in RAM VDC. Increment index pointer
All 8 character copied?
No, then next line
Else load acc with zero

| CE34: | 20 CA CD | JSR | \$CDCA |
| :--- | :--- | :--- | :--- |
| CE37: | 88 | DEY |  |
| CE38: | D0 FA | BNE | \$CE34 |
| CE3A: | 18 | CLC |  |
| CE3B: | A5 DA | LDA | $\star$ \$DA |
| CE3D: | 6908 | ADC | $\# \$ 08$ |
| CE3F: | 85 DA | STA | $\star$ \$DA |
| CE41: | 90 E0 | BCC | \$CE23 |
| CE43: | E6 DB | INC | $\star$ \$DB |
| CE45: | A5 DB | LDA | $\star$ \$DB |
| CE47: | C9 E0 | CMP | $\# \$ E 0$ |
| CE49: | 90 | D8 | BCC |
| CE4B: | 60 | RTS |  |

******************************

CE4C: 90051 C 9 F 9 C 1E 1F 9E
CE54: 819596979899 9A 9B
******************************

CE5C: 00 OF 0807 OB 0402 OD
CE64: OA OC 0906010503 OE
******************************

CE6C: $\begin{array}{lllllllll}80 & 40 & 20 & 10 & 08 & 04 & 02 & 01\end{array}$
******************************

CE74: 000400 D8 18000027
CE7C: 0000000000182700
CE84: 00 OD OD 0000000000
CE8C: 0000
******************************

CE8E: $\begin{array}{lllllllll}00 & 00 & 00 & 08 & 18 & 00 & 00 & 4 F\end{array}$
CE96: 0000000000184 F 00
CE9E: 0007070000000000
CEA6: 0000

And store value in VDC-RAM Eight times Jump if not yet done
Clear carry for addition
Load acc with low byte
And add 8 to it
Store again and
If no carry than continue
Else account for carry
And check if the high byte
points to end of CHARROM Else continue
Return from the subroutine
Table of the color codes (ASCII)

Table of color codes for VDC

## Power of 2

$128,64,32,16,8,4,2,1$
Init. values for $40-\mathrm{col}$ screen
These values are copied to zero page at \$E0 during initialization They are explained in zero-page Comments

Init. values for 80 -col screen
These values are copied into Page 3 at $\$ 0 \mathrm{~A} 40$ during init. They're explained in page-three Comments
******************************

CEA8: 07 O6 OA 0706040508 CEB0: 0905

CEB2: $\begin{array}{llllllll}47 & 52 & 41 & 50 & 48 & 49 & 43\end{array}$
CEB9: 44 4C 4F 414422
CEBF: $4449524543544 F 52$
CEC7: 59 OD
CEC9: 5343 4E 43 4C 52 OD
CEDO: 445341564522
CED6: 52554 ED
CEDA: 4C 495354 OD
CEDF: 4D 4F 4E 4954 4F 52 OD
CEE7: 44 CC 22 2A OD 52554 E
CEEF: OD
CEFO: 4845 4C 50 OD


CEF5: FF FF FF
CFFD: . . . FF 00 FF

Init. assignment of function keys
Length of function key strings (F1-F8, Shift-Run, Help)

Init. ftn key string assignments

## GRAPHIC

DLOAD"
DIRECTORY <Cr>
SCNCLR <Cr>
DSAVE"
RUN <Cr>
LIST <Cr>
MONITOR <Cr>
D <Shift - L> <Cr> RUN <Cr>
HELP <Cr>
Free area
Not used
Not used

| E000: |  | FF | LDX | \# \$FF |
| :---: | :---: | :---: | :---: | :---: |
| E002: | 78 |  | SEI |  |
| E003: | 9A |  | TXS |  |
| E004: | D8 |  | CLD |  |
| E005: | A9 | 00 | LDA | \# \$00 |
| E007: | 8D | 00 FF | STA | \$FF00 |
| E00A: | A2 | 0A | LDX | \# \$0A |
| E00C: | BD | 4B E0 | LDA | \$E04B, X |
| E00F: | 9 D | 00 D 5 | STA | \$D500, X |
| E012: | CA |  | DEX |  |
| E013: | 10 | F7 | BPL | \$E00C |
| E015: | 8D | 04 0A | STA | \$0A04 |
| E018: | 20 | CD EO | JSR | \$E0CD |
| E01B: | 20 | F0 E1 | JSR | \$E1F0 |
| E01E: | 20 | 42 E 2 | JSR | \$E242 |
| E021: | 20 | 09 E 1 | JSR | \$E109 |
| E024: | 20 | 3D F6 | JSR | \$F63D |
| Q027: | 48 |  | PHA |  |
| E028: | 30 | 07 | BMI | \$E031 |
| E02A: | A9 | A5 | LDA | \# \$A5 |
| E02C: | CD | 02 0A | CMP | \$0A02 |
| E02F: | F0 | 03 | BEQ | \$E034 |
| E031: | 20 | 93 E0 | JSR | \$E093 |
| E034: | 20 | 56 E 0 | JSR | \$E056 |
| E037: | 20 | 00 CO | JSR | \$C000 |
| E03A: | 68 |  | PLA |  |
| E03B: | 58 |  | CLI |  |
| E03C: | 30 | 03 | BMI | \$E041 |
| E03E: | 4 C | 00 BO | JMP | \$B000 |
| E041: | C9 | DF | CMP | \# \$DF |
| E043: | F0 | 03 | BEQ | \$E048 |
| E045: | 6 C | OO OA | JMP | (\$0A00) |
| E048: | 4 C | 4B E2 | JMP | \$E24B |

## Reset routine

Init. value for stack pointer
Disable all system interrupts Set system stack pointer to start Reset decimal mode
Load acc with zero and
Enable all system ROMs
Set loop and displ. counter
Get byte from init. counter
Initialize MMU registers
Loop and displ. counter - 1
Transfer 11 values from table Clear NMI/Reset status pointer
NMI,IRQ+copy z-page routines
Check <CBM> code in RAM 1
Cartridge test for C-64 config Kernal IOINIT: Init I/O devices
Shift RUN/STOP keyboard test
Save acc contents on stack
Bit 7 set, skip reset status test
System warm/cold start stat. ptr.
Test for warm-start status
Warm-start status, then skip
RAMTAS: Clear/test RAM
RESTOR: Initialize I/O
Routine CINT: Init. editor+scr.
Get code for keyboard poll
Enable all system interrupts
Bit 7 set, skip monitor entry
Kernal MONITOR entry
Configure system as C-64?
Yes, then do it
System restart vector (\$4003)
GO64MODE: configure C-64

| ********************t*t******* |  |  |
| :--- | :--- | :--- |
| E04B: 00 | .Byte $\$ 00$ |  |
| E04C: 00 | .Byte $\$ 00$ |  |
| E04D: 00 | .Byte $\$ 00$ |  |
| E04E: 00 | .Byte $\$ 00$ |  |
| E04F: 00 | .Byte $\$ 00$ |  |
| E050: | BF | .Byte $\$$ BF |
| E051: 04 | .Byte $\$ 04$ |  |
| E052: 00 | .Byte $\$ 00$ |  |
| E053: 00 | .Byte $\$ 00$ |  |
| E054: 01 | .Byte $\$ 01$ |  |
| E055: 00 | .Byte $\$ 00$ |  |

******************************

| E056: A2 73 | LDX | $\# \$ 73$ |  |
| :--- | :--- | :--- | :--- |
| E058: | A0 E0 | LDY | $\# \$ E 0$ |
| E05A: | 18 | CLC |  |

*******************************

| E05B: | 86 | C3 |  | STX |  | \$C3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E05D : | 84 | C4 |  | STY |  | \$C4 |
| E05F: | A0 | 1F |  | LDY |  | \$1F |
| E061: | B9 | 14 | 03 | LDA |  | 0314, Y |
| E064: | B0 | 02 |  | BCS |  | E068 |
| E066: | B1 | C3 |  | LDA |  | \$C3), Y |
| E068: | 99 | 14 | 03 | STA |  | 0314, Y |
| E06B: | 90 | 02 |  | BCC |  | E06F |
| E06D : | 91 | C3 |  | STA |  | \$C3) , Y |
| E06F: | 88 |  |  | DEY |  |  |
| E070: | 10 | EF |  | BPL |  | E061 |
| E072: | 60 |  |  | RTS |  |  |

*******************************

| E073: | 65 FA | \$FA65 |
| :--- | :--- | :--- |
| E075: | 03 BO | $\$ B 003$ |
| E077: | 40 FA | $\$ \mathrm{FA} 40$ |

Initialization table for MMU
\$D500: Configuration Register
\$D501: Preconfig. Register A
\$D502: Preconfig. Register B
\$D503: Preconfig. Register C
\$D504: Preconfig. Register D
\$D505: Mode Config. Register
\$D506: RAM Config. Register
\$D507: Page 0 Pointer Low
\$D508: Page 0 Pointer High
\$D509: Page 1 Pointer Low
\$D50A: Page 1 Pointer High
Kernal routine: RESTOR
Low byte of kernal vector table High byte of kernal vector table Marker for dnload of vector table

Kernal routine: VECTOR
Low byte of vector tbl in z-page
High byte of vector tbl (\$E073)
Set loop counter to 32
Read byte from page 3 vector tbl
If upload vector table, skip Read a value from vector table Store in page three vector table If download vector table, skip Copy in indexed table Loop counter \& displacement - 1 Loop until table transferred Return from subroutine

## Vector table

Vector points to IRQ entry Vector to Monitor Break entry Vector points to NMI entry

| E079: | BD EF | \$EFBD |
| :---: | :---: | :---: |
| E07B: | 88 F1 | \$F188 |
| E07D: | 06 F 1 | \$F106 |
| E07F: | 4C F1 | \$F14C |
| E081: | 26 F 2 | \$F226 |
| E083: | 06 EF | \$EF06 |
| E085: | 79 EF | \$EF79 |
| E087: | 6E F6 | \$F66E |
| E089: | EB EE | \$EEEB |
| F08B: | 22 F 2 | \$F222 |
| E08D: | 06 B0 | \$B006 |
| E08F: | 6C F2 | \$F26C |
| E091: | 4E F5 | \$F54E |



| E0BD : | A0 | 40 |  | LDY |  | \$40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E0BF : | A2 | 00 |  | LDX |  | \$00 |
| E0C1: | 8C | 01 | OA | STY |  | 0 A 01 |
| E0C4: | 8E | 00 | 0A | STX |  | OA00 |
| E0C7: | A9 | A5 |  | LDA |  | \$A5 |
| E0C9: | 8D | 02 | OA | STA |  | OA02 |
| E0CC : | 60 |  |  | RTS |  |  |

*******************************

| E0CD : | A0 | 03 | LDY | \# \$03 | Init loop counter for four loops |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E0CF: | B9 | 05 E 1 | LDA | \$E105, Y | Get value from RAM bank table |
| E0D2 : | 8D | 00 FF | STA | \$FF00 | Set corresponding configuration |
| E0D5 : | A2 | 3 F | LDX | \# \$3F | Transfer 64 bytes |
| E0D7: | BD | 05 FF | LDA | \$FF05, X | Read NMI+IRQ rout from ROM |
| E0DA: | 9D | 05 FF | STA | \$FF05, X | Copy into underlying RAM |
| EODD: | CA |  | DEX |  | Transfer loop counter -1 |
| E0DE: | 10 | F7 | BPL | \$E0D7 | Loop until 64 bytes transferred |
| E0E0: | A2 | 05 | LDX | \# \$05 | In the same manner the |
| E0E2 : | BD | FA FF | LDA | \$FFFA, X | NMI, reset \& IRQ vectors are |
| E0E5: | 9D | FA FF | STA | \$FFFA, $X$ | Copied from kernal ROM in the |
| E0E8: | CA |  | DEX |  | Underlying RAM, loop 'til all 3 |
| E0E9: | 10 | F7 | BPL | \$E0E2 | Vectors are transferred |
| E0EB : | 88 |  | DEY |  | Loop cntr for 4 RAM banks-1 |
| E0EC: | 10 | E1 | BPL | \$E0CF | Copy rout.+vect. in 4 RAM bks |
| E0EE: | A2 | 59 | LDX | \# \$59 | 90 bytes to transfer |
| E0F0: | BD | 00 F 8 | LDA | \$F800, X | Here the ROM originals of the |
| E0F3: | 9D | A2 02 | STA | \$02A2, X | FETCH,STASH,CMPARE, |
| E0F6: | CA |  | DEX |  | JSRFAR,JMPFAR routs copied |
| E0F7: | 10 | F7 | BPL | \$E0F0 | In RAM at pages 2 and 3 |
| E0F9: | A2 | 0 C | LDX | \# \$0C | Transfer 13 bytes |
| E0FB: | BD | 5A F8 | LDA | \$F85A, X | Here the original routine in ROM |
| E0FE: | 9 D | F0 03 | STA | \$03F0, X | Is copied into the |
| E101: | CA |  | DEX |  | RAM area at address |
| E102: | 10 | F7 | BPL | \$E0FB | \$03F0 |
| E104: | 60 |  | RTS |  | Return from subroutine |

******************************

| E105: | 00 | .Byte $\$ 00$ |
| :--- | :--- | :--- |
| E106: | 40 | .Byte $\$ 40$ |
| E107: | 80 | .Byte $\$ 80$ |
| E108: | C0 | .Byte $\$ C 0$ |

******************************

| E109: | A9 | 7F | LDA | \# \$7F |
| :---: | :---: | :---: | :---: | :---: |
| E10B: | 8D | OD DC | STA | \$DC0D |
| E10E: | 8D | OD DD | STA | \$DD0D |
| E111: | 8D | 00 DC | STA | \$DC00 |
| E114: | A9 | 08 | LDA | \# \$08 |
| E116: | 8D | OE DC | STA | \$DC0E |
| E119: | 8D | OE DD | STA | \$DD0E |
| E11C: | 8D | OF DC | STA | \$DC0F |
| E11F: | 8D | OF DD | STA | \$DD0F |
| E122: | A2 | 00 | LDX | \# \$00 |
| E124: | 8 E | 03 DC | STX | \$DC03 |
| E127: | 8 E | 03 DD | STX | \$DD03 |
| E12A: | CA |  | DEX |  |
| E12B: | 8E | 02 DC | STX | \$DC02 |
| E12E: | A9 | 07 | LDA | \# \$07 |
| E130: | 8D | 00 DD | STA | \$DD00 |
| E133: | A9 | 3F | LDA | \# \$3F |
| E135: | 8D | 02 DD | STA | \$DD02 |
| E138: | A9 | E3 | LDA | \# \$E3 |
| E13A: | 85 | 01 | STA | * \$01 |
| E13C: | A9 | 2 F | LDA | \# \$2F |
| E13E: | 85 | 00 | STA | * \$00 |
| E140: | A2 | FF | LDX | \# \$FF |
| E142: | AD | 11 D0 | LDA | \$D011 |
| E145: | 10 | FB | BPL | \$E142 |
| E147: | A9 | 08 | LDA | \# \$08 |
| E149: | CD | 12 DO | CMP | \$D012 |
| E14C: | 90 | 06 | BCC | \$E154 |
| E14E: | AD | 11 D0 | LDA | \$D011 |
| E151: | 30 | F4 | BMI | \$E147 |

RAM bank table
RAM0,SysROM,Bs hi,Bs lo,i/o RAM1,SysROM,Bs hi,Bs lo,i/o RAM2,SysROM,Bs hi,Bs lo,i/o RAM3,SysROM,Bs hi,Bs lo,i/o

Kernal routine: IOINIT
Initialization of the CIAs
Load value for "clear interrupt" Initialize ICR of CIA 1
Initialize ICR of CIA 2
Port A, CIA 1, matrix line 0
" 1 shot" initialization for timer CRA of CIA 1 tmr A to " 1 shot" CRA of CIA 2 tmr A to " 1 shot" CRA of CIA 1 tmr B to " 1 shot" CRA of CIA 2 tmr B to " 1 shot" CIA register to input mode Data direction reg. B of CIA 1
Data direction reg. B of CIA 2 Xreg to value for "output mode"
Data direction reg. A of CIA 1
Video controller to lower 16 K ATN signal on port A, clr CIA 2 Set bits 0 to 5 to output Data direction reg A of CIA 2 Initialize processor port data reg With the default value \$E3
Init. process port data dir reg
With default value $\$ 2 \mathrm{~F}$
Initialize PAL/NTSC ptr (PAL)
Wait until MSB of the raster line Interrupt pointer is set
Comp value $\mathrm{PAL} / \mathrm{NTSC}$ version
Compare low byte raster intrpt Less than 8, then PAL version Wait until MSB of the raster line Interrupt is cleared

| E153: | E8 |  |  | INX |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E154: | 8 E | 03 | 0A | STX | \$0A03 |
| E157: | A9 | 00 |  | LDA | \# \$00 |
| E159: | 8D | 37 | OA | STA | \$0A37 |
| E15C: | 8D | 39 | OA | STA | \$0A39 |
| E15F: | 8D | OA | OA | STA | \$0A0A |
| E162: | 8D | 3A | OA | STA | \$0A3A |
| E165: | 8D | 36 | OA | STA | \$0A36 |
| E168: | 85 | 99 |  | STA | * \$99 |
| E16A: | A9 | 03 |  | LDA | \# \$03 |
| E16C: | 85 | 9A |  | STA | * \$9A |
| E16E: | A2 | 30 |  | LDX | \# \$30 |
| E170: | BD | C7 | E2 | LDA | \$E2C7, X |
| E173: | 9D | 00 | D0 | STA | \$D000, X |
| E176: | CA |  |  | DEX |  |
| E177: | 10 | F7 |  | BPL | \$E170 |
| E179: | A2 | 00 |  | LDX | \# \$00 |
| E17B: | 20 | DC | E1 | JSR | \$E1DC |
| E17E: | AD | 00 | D6 | LDA | \$D600 |
| E181: | 29 | 07 |  | AND | \# \$07 |
| E183: | F0 | 05 |  | BEQ | \$E18A |
| E185: | A2 | 3B |  | LDX | \# \$3B |
| E187: | 20 | DC | E1 | JSR | \$E1DC |
| E18A: | 2 C | 03 | 0A | BIT | \$0A03 |
| E18D: | 10 | 05 |  | BPL | \$E194 |
| E18F: | A2 | 3E |  | LDX | \# \$3E |
| E191: | 20 | DC | E1 | JSR | \$E1DC |
| E194: | AD | 04 | 0A | LDA | \$0A04 |
| E197: | 30 | 15 |  | BMI | \$E1AE |
| E199: | 20 | 27 | C0 | JSR | \$C027 |
| E19C: | A9 | 80 |  | LDA | \# \$80 |
| E19E: | OD | 04 | OA | ORA | \$0A04 |
| E1A1: | 8D | 04 | OA | STA | \$0A04 |
| E1A4: | A2 | FF |  | LDX | \# \$FF |
| E1A6: | A0 | FF |  | LDY | \# \$FF |
| E1A8: | 88 |  |  | DEY |  |
| E1A9: | D0 | FD |  | BNE | \$E1A8 |
| E1AB: | CA |  |  | DEX |  |
| E1AC: | D0 | FA |  | BNE | \$E1A8 |
| E1AE: | A9 | 00 |  | LDA | \# \$00 |

Set PAL/NTSC ptr to NTSC(\$0)
Store PAL/NTSC version ptr
Init value for pointer
X -reg storage, bank operations
80 column VDC temp storage
Indirect IRQ vector (cassette)
Initialize $\mathbb{R Q}$ temp pointer
Raster line for raster interrupt
Standard input device $=$ keyboard
Set z -page storage for standard
Output device to 3 (=screen)
Transfer 49 bytes
Initialization table for VIC chip
Copy into VIC control registers
Loop/displacement counter -1
Loop until 49 values transferred
Set loop counter for VDC init
Initialize VDC registers
Read VDC status
Is bits 0-2 are cleared
Yes, skip init. of VDC reg
Displacement ptr to VDC table
Initialize VDC registers
Check if PAL/NTSC version
Skip, if NTSC version
Displacement ptr to VDC table Initialize VDC registers
Check NMI/reset status pointer
VDC already init, then skip
Routine INIT80: init. 80-column
Set bit 7 in acc,combine value
With the NMI/VDC status
And write in the status flag Loop counter high to high value Loop counter low to low value Decrement loop counter low Loop low code? No, continue Decrement loop counter high Loop high done? No, continue Init. value for SD register

| E1B0: | A2 | 18 |  | LDX | \# \$18 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E1B2 : | 9D | 00 | D4 | STA | \$D400, X |
| E1B5: | CA |  |  | DEX |  |
| E1B6: | 10 | FA |  | BPL | \$E1B2 |
| E1B8: | A2 | 01 |  | LDX | \# \$01 |
| E1BA: | 8 E | 1A | D0 | STX | \$D01A |
| E1BD: | CA |  |  | DEX |  |
| E1BE: | 8E | 1 C | OA | STX | \$0A1C |
| E1C1: | 8E | OF | 0A | STX | \$0A0F |
| E1C4: | CA |  |  | DEX |  |
| E1C5: | 8E | 06 | DC | STX | \$DC06 |
| E1C8: | 8 E | 07 | DC | STX | \$DC07 |
| E1CB: | A2 | 11 |  | LDX | \# \$11 |
| E1CD: | 8E | OF | DC | STX | \$DC0F |
| E1D0: | 20 | C3 | E5 | JSR | \$E5C3 |
| E1D3: | 20 | D6 | E5 | JSR | \$E5D6 |
| E1D6: | 20 | C3 | E5 | JSR | \$E5C3 |
| E1D9: | 4 C | 4 E | E5 | JMP | \$E54E |


| E1DC: | BC F8 E2 | LDY | \$E2F8, X |
| :--- | :--- | :--- | :--- |
| E1DF: | 30 OD | BMI | \$E1EE |
| E1E1: | E8 | INX |  |
| E1E2: | BD F8 E2 | LDA | \$E2F8,X |
| E1E5: | E8 |  | INX |
| E1E6: | 8C 00 D6 | STY | \$D600 |
| E1E9: | 8D 01 D6 | STA | \$D601 |
| E1EC: | 10 EE | BPL | \$E1DC |
| E1EE: | E8 | INX |  |
| E1EF: | 60 | RTS |  |



| E1F0: | A2 | F5 | LDX |
| :--- | :--- | :--- | :--- | \# \$F5

SID displacement \& loop pointer
Clear SID register (low value)
Loop and displ pointer -1
Loop until 19 registers erased
Load X-reg with \#1
Set IRQ mask register
Decrement X-reg to zero
Clear fast serial mode pointer
Clear RS-232 NMI status reg
Set X-reg to high value (\$FF)
Place value in timer B low
Place value in timer $B$ high
Code for "force load" \& timer A
Start in the CIA control register
Test routine, if fast serial mode
Is recognized by the disk drive And responds to the
Clock low signal and RTS

Get register selection from table Check end criterium (Bit $7=$ on)
Displacement to VDC table +1
Get register write value from tbl
Displacement to VDC table +1
Set VDC register selection port
Write VDC register data port Jump to loop start
Displacement to VDC table +1
Return from subroutine

## Check <CBM> code in RAM1

Initialize the 2-byte zero-page
Ptr addr \$C3(lo) - \$C4(hi) with The start address of the Kernal vector table (\$FFF5) Set FETVEC for fetch routine to Start of the vector table

| E1FD: | A0 | 02 |  | LDY | \# \$02 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E1FF: | A2 | 7 F |  | LDX | \# \$7F |
| E201: | 20 | A2 | 02 | JSR | \$02A2 |
| E204: | D9 | C4 | E2 | CMP | \$E2C4, |
| E207: | D0 | 1B |  | BNE | \$E224 |
| E209: | 88 |  |  | DEY |  |
| E20A: | 10 | F3 |  | BPL | \$E1FF |
| E20C: | A2 | F8 |  | LDX | \# \$F8 |
| E20E: | A0 | FF |  | LDY | \# \$FF |
| E210: | 86 | C3 |  | STX | * \$C3 |
| E212: | 84 | C4 |  | STY | * \$C4 |
| E214: | A0 | 01 |  | LDY | \# \$01 |
| E216: | A2 | 7 F |  | LDX | \# \$7F |
| E218: | 20 | A2 | 02 | JSR | \$02A2 |
| E21B: | 99 | 02 | 00 | STA | \$0002,Y |
| E21E: | 88 |  |  | DEY |  |
| E21F: | 10 | F5 |  | BPL | \$E216 |
| E221: | 6C | 02 | 00 | JMP | (\$0002) |

*******************************

| E224: | A9 40 | LDA | $\# \$ 40$ |
| :--- | :--- | :--- | :--- |
| E226: | 8D 00 FF | STA | $\$ F F 00$ |
| E229: | A9 24 | LDA | $\# \$ 24$ |
| E22B: | A0 E2 | LDY | $\# \$ E 2$ |
| E22D: | 8D F8 FF | STA | $\$ F F F 8$ |
| E230: | 8C F9 FF | STY | $\$ F F F 9$ |
| E233: | A2 03 | LDX | $\# \$ 03$ |
| E235: | BD C3 E2 | LDA | $\$ E 2 C 3, X$ |
| E238: | 9D F4 FF | STA | $\$ F F F 4, X$ |
| E23B: | CA | DEX |  |
| E23C: | D0 F7 | BNE | $\$ E 235$ |
| E23E: | $8 E 00 \mathrm{FF}$ | STX | $\$ F F 00$ |
| E241: | 60 | RTS |  |

Displacement for FETCH rout.
Config. code (RAM 1 only)
FETCH rout: LDA from any bnk
Check for code <C> <B> <M>
Not equal, then exit
Loop until three letters checked
Initialize the 2-byte zero-page
Ptr at addrs \$C3 (lo) - \$C4 (hi)
With the addr of kernal C-128
Mode Vector (\$FFF8)
Displacement for FETCH rout Config. code (RAM1 only) FETCH rout: LDA from any bnk
Place entry address hi-lo in
Zero-page \$02-\$03. Loop
Until both addresses transferred Indirect jump via zero page

Kernal vector: C128MODE
RAM 1, enable all system ROMs And set configuration Initialize the 2-byte kernal Vector for the 128 mode with The default value \$E224
Loop counter for 3 transfers Load <C> <B> <M> from table And copy to the vector range of RAM bank 1. Loop until the Three letters are transferred RAM 0 , enable all system ROMs Return from subroutine


| E242: | AD 05 | D5 | LDA | \$D505 |
| :--- | :--- | :--- | :--- | :--- |
| E245: | 2930 | AND | $\# \$ 30$ |  |
| E247: | C9 30 | CMP | $\# \$ 30$ |  |
| E249: | F0 20 | BEQ | \$E26B |  |

******************************

| E24B: | A9 | E3 | LDA | \# \$E3 |
| :---: | :---: | :---: | :---: | :---: |
| E24D: | 85 | 01 | STA | * \$01 |
| E24F: | A9 | 2 F | LDA | \# \$2F |
| E251: | 85 | 00 | STA | * \$00 |
| E253: | A2 | 08 | LDX | \# \$08 |
| E255: | BD | 62 E 2 | LDA | \$E262, X |
| E258: | 95 | 01 | STA | \$01, X |
| E25A: | CA |  | DEX |  |
| E25B: | D0 | F8 | BNE | \$E255 |
| E25D : | 8 E | 30 D0 | STX | \$D030 |
| E260: | 4 C | 0200 | JMP | \$0002 |



| E263: | A9 F7 |  | LDA | $\#$ \$F7 |
| :--- | :--- | :--- | :--- | :--- |
| E265: | 8D 05 D5 | STA | \$D505 |  |
| E268: | 6C FC FF | JMP | (\$FFFC) |  |

********大*********************

| E26B: | A2 | 03 |  | LDX | $\# \$ 03$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| E26D: | 8 E | C0 0 OA | STX | $\$ 0 A C 0$ |  |
| E270: | A9 | 00 |  | LDA | $\# \$ 00$ |
| E272: | 9D C1 | OA | STA | $\$ 0 A C 1, X$ |  |
| E275: | CA |  | DEX |  |  |

Check if EXROM input on MCR Serves to switch modes if C64 cartridge inserted

Read MCR register of the MMU Check if bit 5 set for EXROM input
Yes, then no 64 cartridge present
Kernal routine: GO64MODE Configure system as C64

C-64 system values in Data register processor port C-64 system values in
Data direction reg processor port 8 bytes to be copied
Here the ROM original of the Routine, which configures C-64 Is copied into zero page because The routine can run only there Set clock frequency to 1 MHz To zero-page rout: config. C-64

This routine configures C-128 as a C-64. It can run only in the zero page because all other areas are switched off.

Write init value for C-64 system In the MCR register of the MMU Jump to RESET vector C-64

Function ROM test $\mathrm{C}-128$ mode
Initialize loop and displ counter For cartridge test
The first 4 bytes of the PAT (Physical address table of the Expansion card) are cleared here

| E276: | 10 | FA |  | BPL | \$E272 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E278: | 85 | 9E |  | STA | * \$9E |
| E27A: | A0 | 09 |  | LDY | \# \$09 |
| E27C: | AE | CO | OA | LDX | \$OACO |
| E27F: | BD | BC | E2 | LDA | \$E2BC, X |
| E282: | 85 | 9F |  | STA | * \$9F |
| E284: | BD | CO | E2 | LDA | \$E2C0, X |
| E287: | 85 | 02 |  | STA | * \$02 |
| E289: | A6 | 02 |  | LDX | * \$02 |
| E28B: | A9 | 9E |  | LDA | \# \$9E |
| E28D: | 20 | D0 | E7 | JSR | \$F7D0 |
| E290: | D9 | BD | E2 | CMP | \$E2BD, Y |
| E293: | D0 | 21 |  | BNE | \$E2B6 |
| E295: | 88 |  |  | DEY |  |
| E296: | C0 | 07 |  | CPY | \# \$07 |
| E298: | B0 | EF |  | BCS | \$E289 |
| E29A: | A 6 | 02 |  | LDX | * \$02 |
| E29C: | A9 | 9E |  | LDA | \# \$9E |
| E29E: | 20 | D0 | F7 | JSR | \$F7D0 |
| E2A1: | AE | C0 | OA | LDX | \$0ACO |
| E2A4: | 9D | C1 | 0 A | STA | \$0AC1, X |
| E2A7 : | C9 | 01 |  | CMP | \# \$01 |
| E2A9 : | DO | OB |  | BNE | \$E2B6 |
| E2AB : | A5 | 9E |  | LDA | * \$9E |
| E2AD: | A4 | 9 F |  | LDY | * \$9F |
| E2AF : | 85 | 04 |  | STA | * \$04 |
| E2B1: | 84 | 03 |  | STY | * \$03 |
| E2B3: | 20 | CD | 02 | JSR | \$02CD |
| E2B6: | CE | C0 | OA | DEC | \$0ACO |
| E2B9 : | 10 | BF |  | BPL | \$E27A |
| E2BB : | 60 |  |  | RTS |  |

E2BC: C0 80 C0 80
(\$00 initialized)
Low addr value for cartridge test Displacement to cart code(CBM)
Displacement cntr for cart check
Get high addr value from table And place it in zero page Get bank val. for test from table And place it in z-page bank byte Get bank code from zero page Get addr \$9E as VETVEC in acc INDFET:LDA(fetvec), Y any bk Test 1 character for "CBM" code Not equal, next bank/address Continue test for "CBM" code If 3 code chars are recognized Then continue, else in test loop
Get bank code of current test Get addr \$9E as FETVEC in acc INDFET: LDA(fetvec), Y any bk
Get F ROM displacement pointer
ID table of expansion card
Check expansion indicated No, then skip to next test Low of entry address in acc High of entry address in Y-reg Low of entry address in PC low High of entry address in PC hi JSRFAR: JSR to any bk+RTS
Loop/displacement counter -1
Not zero, then continue test Return from subroutine

High addresses for cartridge test
\$C000, \$8000, \$C000, \$8000
****************************** E2C0: 04040808
******************************

E2C4: 4342 4D
******************************

| E2C7: | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| E2CF: | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 |
| E2D7: | 00 | $1 B$ | $F F$ | 00 | 00 | 00 | 08 | 00 |
| E2DF: | 14 | FF | 01 | 00 | 00 | 00 | 00 | 00 |
| E2E7: | 0 D | 0 B | 01 | 02 | 03 | 01 | 02 | 00 |
| E2EF: | 01 | 02 | 03 | 04 | 05 | 06 | 07 | FF |
| E2F7: | FC |  |  |  |  |  |  |  |

******************************

| E2F8: | 00 | 7 E | 01 | 50 | 02 | 66 | 03 | 49 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| E300: | 04 | 20 | 05 | 00 | 06 | 19 | 07 | 1 D |
| E308: | 08 | 00 | 09 | 07 | $0 A$ | 20 | $0 B$ | 07 |
| E310: | 0 C | 00 | $0 D$ | 00 | 0 E | 00 | 0 F | 00 |
| E318: | 14 | 08 | 15 | 00 | 17 | 08 | 18 | 20 |
| E320: | 19 | 40 | $1 A$ | F0 | 1 B | 00 | 1 C | 20 |
| E328: | $1 D$ | 07 | 22 | 7 D | 23 | 64 | 24 | 05 |

E330: 1678
E332: FF . Byte \$FF
E333: 1947
E335: FF .Byte \$FF
E336: 04270720
E33A: FF .Byte \$FF
******************************

| E33B: | 0940 | ORA $\# \$ 40$ |
| :--- | :--- | :--- | :--- |
| E33D: | $2 C$ | .Byte $\$ 2 C$ |
| E33E: | 0920 | ORA \# \$20 |
| E340: | 20 EC E7 | JSR $\$ \mathrm{E} 7 \mathrm{EC}$ |

Bank numbers for cartridge test inROM,inROM,exROM,exROM Code for cartridge indication
$<\mathrm{C}><\mathrm{B}><\mathrm{M}>$
Intialization table for VIC regs

## Initialization table for VDC regs

VDC tab 1

Separator
VDC tab 2
Separator VDC tab 3
Separator
Kernal routine: TALK
Set bit 6 for TALK
Skip to $\$$ E340
Set bit 5 for listen
Wait for end of RS-232 transfer

| E343: | 48 |  | PHA |  |
| :---: | :---: | :---: | :---: | :---: |
| E344: | 24 | 94 | BIT | * \$94 |
| E346: | 10 | 0A | BPL | \$E352 |
| E348: | 38 |  | SEC |  |
| E349: | 66 | A3 | ROR | * \$A3 |
| E34B: | 20 | 8C E3 | JSR | \$E38C |
| E34E: | 46 | 94 | LSR | * \$94 |
| E350: | 46 | A3 | LSR | * \$A3 |
| E352: | 68 |  | PLA |  |
| E353: | 85 | 95 | STA | * \$95 |
| E355: | 20 | 73 E5 | JSR | \$E573 |
| E358: | 20 | 57 E 5 | JSR | \$E557 |
| E35B: | AD | 00 DD | LDA | \$DD00 |
| E35E: | 29 | 08 | AND | \# \$08 |
| E360: | D0 | 12 | BNE | \$E374 |
| E362 : | 20 | D6 E5 | JSR | \$E5D6 |
| E365: | A9 | FF | LDA | \# \$FF |
| E367: | 8D | OC DC | STA | \$DC0C |
| E36A: | 20 | BC E5 | JSR | \$E5BC |
| E36D: | 8A |  | TXA |  |
| E36E: | A2 | 14 | LDX | \# \$14 |
| E370: | CA |  | DEX |  |
| E371: | D0 | FD | BNE | \$E370 |
| E373: | AA |  | TAX |  |
| E374: | AD | 00 DD | LDA | \$DD00 |
| E377: | 09 | 08 | ORA | \# \$08 |
| E379: | 8D | 00 DD | STA | \$DD00 |
| E37C: | 20 | 73 E5 | JSR | \$E573 |
| E37F: | 20 | 4E E5 | JSR | \$E54E |
| E382: | 20 | 57 E 5 | JSR | \$E557 |

Kernal routine: LISTN
Save Talk/Listn marker on stack
Another byte to output?
No, then continue
Set carry for rotation
Set flag for EOI
Output byte to serial bus
Erase character in buffer marker
Clear flag for EOI again
Get old acc contents back
Store byte to output in zero page
SEI, 1 MHz , turn sprites off
Output data high
Check if the ATN signal is set
On data port A of CIA 2
Not set, then skip
Pulse for fast serial mode
I/O data buffer for serial
Set transfer to high value
Wait for response from bus
Store X-reg contents in acc
Set loop counter to 20
Decrement loop counter by 1
Wait until loop counted down
Recreate old X-reg contents
Read port A of CIA 2
Set ATN lo signal \& write back to Port A of CIA 2
Clk freq. 1 MHz , turn sprites off
Output clock low
Output data high
$* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~$
******************************

| E38C: | 20 | 73 | E5 | JSR | \$E573 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E38F: | 20 | 57 | E5 | JSR | \$E557 |
| E392: | 20 | 69 | E5 | JSR | \$E569 |
| E395: | 90 | 03 |  | BCC | \$E39A |
| E397: | 4C | 28 | E4 | JMP | \$E428 |
| E39A: | 2C | OD | DC | BIT | \$DC0D |
| E39D: | 20 | 45 | E5 | JSR | \$E545 |
| E3A0: | 24 | A3 |  | BIT | * \$A3 |
| E3A2: | 10 | 0A |  | BPL | \$E3AE |
| E3A4: | 20 | 69 | E5 | JSR | \$E569 |
| E3A7: | 90 | FB |  | BCC | \$E3A4 |
| E3A9: | 20 | 69 | E5 | JSR | \$E569 |
| E3AC: | B0 | FB |  | BCS | \$E3A9 |
| E3AE: | AD | 00 | DD | LDA | \$DD00 |
| E3B1: | CD | 00 | DD | CMP | \$DD00 |
| E3B4: | D0 | F8 |  | BNE | \$E3AE |
| E3B6: | 48 |  |  | PHA |  |
| E3B7: | AD | OD | DC | LDA | \$DC0D |
| E3BA: | 29 | 08 |  | AND | \# \$08 |
| E3BC: | F0 | 05 |  | BEQ | \$E3C3 |
| E3BE: | A9 | C0 |  | LDA | \# \$C0 |
| E3C0: | 8D | 1C | OA | STA | \$0A1C |
| E3C3: | 68 |  |  | PLA |  |
| E3C4: | 10 | E8 |  | BPL | \$E3AE |
| E3C6: | 09 | 10 |  | ORA | \# \$10 |
| E3C8: | 8D | 00 | DD | STA | \$DD00 |
| E3CB : | 29 | 08 |  | AND | \# \$08 |
| E3CD: | D0 | 13 |  | BNE | \$E3E2 |
| E3CF: | 2 C | 1C | OA | BIT | \$0A1C |
| E3D2 : | 10 | OE |  | BPL | \$E3E2 |

Delay loop about 1 millisecond
Store X-reg contents in acc
Set loop counter to 184
Decrement loop counter by 1
Loop until counter $=0$
Restore X-reg contents
Byte on serial bus (prepare)
Clock freq. 1 MHZ, sprites off
Output data high
Get bit from serial bus into carry
Data not low, then OK and skip
"Device not present" - sys status
Test CIA interrupt control reg.
Output clock high
Zero-page pointer for EOI set?
No, then skip
Get bit from serial bus into carry
Wait for data low signal
Get bit from serial bus into carry
Wait for data high signal
Here data is read from port A
Of CIA 2
Data read are stored on the stack
Check interrupt control register Is timer A on "one shot"?
Yes, then skip
Set Control bits 6 and 7 in system pointer for fast serial mode Get data read back from stack Bit 7 cleared, then skip Set bit 4 for clk output on serial bus and write in port A
Check if bit 3 is set
No, then skip
Check bit 7, serial mode pointer Bit 7 cleared, then skip

| E3D 4 : | 20 | D6 | E5 | JSR | \$E5D6 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E3D7 : | A5 | 95 |  | LDA | * \$95 |
| E3D9: | 8D | 0C | DC | STA | \$DCOC |
| E3DC: | 20 | BC | E5 | JSR | \$E5BC |
| E3DF: | 4C | 12 | E4 | JMP | \$E412 |



E3E2: A9 08
E3E4: 85 A5
E3E6: AD 00 DD
E3E9: CD 00 DD
E3EC: D0 F8
E3EE: OA
E3EF: 9034
E3F1: 6695
E3F3: B0 05
E3F5: 2060 E5
E3F8: D0 03
E3FA: 2057 E5
E3FD: 2045 E5
E400: EA
E401: EA
E402: EA
E403: EA
E404: AD 00 DD
E407: 29 DF
E409: 0910
E40B: 8D 00 DD
E40E: C6 A5
E410: D0 D4
E412: 8A
E413: 48
E414: A2 22
E416: 2069 E5
E419: B0 05
E41B: 68
E41C: AA
E41D: 4C 9F E5
E420: CA

LDA \# \$08
STA * \$A5
LDA \$DD00
CMP \$DD00
BNE \$E3E6
ASI A
BCC \$E425
ROR * $\$ 95$
BCS \$E3FA
JSR \$E560
BNE \$E3FD
JSR \$E557
\$E545
NOP
NOP
NOP
NOP
LDA
AND \# \$DF
ORA \# \$10
STA \$DD00
DEC * \$A5
BNE \$E3E6
TXA
PHA
LDX
JSR
BCS
PLA
TAX
JMP
DEX

Impulse for fast serial mode
Get stored byte and write in
CIA input/output register
Wait for response from bus
Byte output over serial bus
Byte on serial bus (output)
Initialize counter for number of
Bits to send with 8
Here data is read from port A
Of CIA 2
Data shifted into the carry flag
Output data high,output timeout
Prepare bit for output
Check if bit is set
No, then output data low
And jump to clock high output
Output data high
Output clock high
No Operation
No Operation
No Operation
No Operation
Read port A of CIA 2
Bit 5:Clear data output serial bus
Bit 4:Set clock output serial bus
Write in data port A
Decrement bit counter by 1
Output additional bit, then loop
Copy contents of X-reg to acc And store X-reg on stack High impulse counter to \#34
Get 1 bit from serial bus to carry
Data high, then skip
Get old X-reg contents from stack and restore
Reset clock freq. and sprites
Decrement data high counter

| E421: | D0 | F3 | BNE | \$E416 |
| :---: | :---: | :---: | :---: | :---: |
| E423: | 68 |  | PLA |  |
| E424: | AA |  | TAX |  |
| E425: | A9 | 03 | LDA | \# \$03 |
| E427: | 2C |  | . Byte | \$2C |
| E428: | A9 | 80 | LDA | \# \$80 |
| E42A: | 48 |  | PHA |  |
| E42B: | AD | 1C OA | LDA | \$0A1C |
| E42E: | 29 | 7 F | AND | \# \$7F |
| E430: | 8D | 1C OA | STA | \$0A1C |
| E433: | 68 |  | PLA |  |
| E434: | 20 | $57 \mathrm{F7}$ | JSR | \$F757 |
| E437: | 20 | 9F E5 | JSR | \$E59F |
| E43A: | 18 |  | CLC |  |
| E43B : | 4C | 35 E 5 | JMP | \$E535 |



| E43E: | 20 | 73 | E5 | JSR | \$E573 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E441: | A9 | 00 |  | LDA | \# \$00 |
| E443: | 85 | A5 |  | STA | * \$A5 |
| E445: | 2C | OD | DC | BIT | \$DC0D |
| E448: | 8A |  |  | TXA |  |
| E449: | 48 |  |  | PHA |  |
| E44A: | 20 | 45 | E5 | JSR | \$E545 |
| E44D: | 20 | 69 | E5 | JSR | \$E569 |
| E450: | 10 | FB |  | BPL | \$E44D |
| E452: | A2 | OD |  | LDX | \# \$0D |
| E454: | AD | 00 | DD | LDA | \$DD00 |
| E457: | 29 | DF |  | AND | \# \$DF |
| E459: | 8D | 00 | DD | STA | \$DD00 |
| E45C: | AD | 00 | DD | LDA | \$DD00 |
| E45F: | CD | 00 | DD | CMP | \$DD00 |
| E462: | D0 | F8 |  | BNE | \$E45C |
| E464: | OA |  |  | ASL | A |
| E465: | 10 | 1D |  | BPL | \$E484 |
| E467: | CA |  |  | DEX |  |
| E468: | D0 | F2 |  | BNE | \$E45C |
| E46A: | A5 | A5 |  | LDA | * \$A5 |

Not yet 22 high pulses, continue Get old X-reg contents f / stack Restore X-reg contents
Code for system status: Time out Skip to \$E42A
Code status:Device not present
Store status code on stack
Test the fast serial mode pointer
Mask out bit 7, only fast/slow
Write in fast-mode flag
Get status error code
Set new system status
Reset clock freq. and sprites
Set indicator for OK
Turn off device with Unlsn
Kernal routine: ACPTR
Get byte from serial bus
System clk 1MHz, sprites off
Clear the zero-page ptr for the serial EOI indicator
Read bit 7 of the CIA ISR
Store current cont of the X-reg
Via the acc on the stack
Clock signal on port A
Get bit from serial bus into carry
Wait for data high signal
Initialize loop counter with \#13
Read data port A of CIA 2
Bit 6: clear "serial bus pulse on"
And write in data port
Read data port A of CIA 2 and
A bit arrives over the bus
On the port
Shift data bit into the carry flag
Get data byte from bus
Decrement loop counter by 1
Loop not zero, then skip
Test zero-page EOI pointer

| E46C: | D0 | OF | BNE | \$E47D |
| :---: | :---: | :---: | :---: | :---: |
| E46E: | 20 | 60 E5 | JSR | \$E560 |
| E471: | 20 | 45 E 5 | JSR | \$E545 |
| E474: | A9 | 40 | IDA | \# \$40 |
| E476: | 20 | 57 F 7 | JSR | \$F757 |
| E479: | E6 | A5 | INC | * \$A5 |
| E47B: | D0 | D5 | BNE | \$E452 |
| E47D: | 68 |  | PLA |  |
| E47E: | AA |  | TAX |  |
| E47F: | A9 | 02 | LDA | \# \$02 |
| E481: | 4 C | 2A E4 | JMP | \$E42A |
| E484: | A2 | 08 | LDX | \# \$08 |
| E486: | AD | OD DC | LDA | \$DCOD |
| E489: | 29 | 08 | AND | \# \$08 |
| E48B: | D0 | 28 | BNE | \$E4B5 |
| E48D: | AD | 00 DD | LDA | \$DD00 |
| E490: | CD | 00 DD | CMP | \$DD0 0 |
| E493: | D0 | F8 | BNE | \$E48D |
| E495: | OA |  | ASL | A |
| E496: | 10 | EE | BPL | \$E486 |
| E498: | 66 | A4 | ROR | * \$A4 |
| E49A: | AD | 00 DD | LDA | \$DD0 0 |
| E49D: | CD | 00 DD | CMP | \$DD00 |
| E4A0: | D0 | F8 | BNE | \$E49A |
| E4A2 : | OA |  | ASI | A |
| E4A3: | 30 | F5 | BMI | \$E49A |
| E4A5: | CA |  | DEX |  |
| E4A6: | F0 | 17 | BEQ | \$E4BF |
| E4A8: | AD | 00 DD | LDA | \$DD00 |
| E4AB: | CD | 00 DD | CMP | \$DD0 0 |
| E4AE: | D0 | F8 | BNE | \$E4A8 |
| E4B0: | OA |  | ASL | A |
| E4B1: | 10 | F5 | BPL | \$E4A8 |
| E4B3: | 30 | E3 | BMI | \$E498 |
| E4B5: | AD | OC DC | LDA | \$DC0C |
| E4B8 : | 85 | A4 | STA | * \$A4 |
| E4BA: | A9 | C0 | LDA | \# \$C0 |
| E4BC: | 8D | 1C OA | STA | \$0A1C |
| E4BF: | 68 |  | PLA |  |
| E4C0: | AA |  | TAX |  |

For \#0, EOI received, else skip
Data low signal on serial bus
Clock high signal on serial bus
Code for status: EOI line
Reset system status
EOI pnter to time error if timeout
Get data byte to EOI
Restore stored X-reg contents via the acc from the stack
Code status: timeout for reading Reset system status
Set counter for 8 data bits
Read interrupt control register
Test if timer, clock, or bus
Interrupt. Yes, then skip
Read data port A of CIA 2 and
Wait until a bit arrives over
The port
Shift data bit into the carry
No, wait until data are valid
Data bit in bit storage
Read data port of CIA 2 and
Wait until a bit arrives over
The port
Shift data bit into the carry flag
No, then wait
Counter for data bit number -1
8 data bits arrived, then skip
Read data port A of CIA 2 and
Wait until a bit arrives over
The port
Shift data bit into the carry flag
Jump if bit received is " 0 "
Jump if bit received is " 1 "
Store contents of I/O data buffer
In the zero page
Set bits 6 and 7 in the sys flag
For the fast serial mode
Restore old X-reg contents via
The acc from the stack

| E4C1: | 20 | 60 | E5 | JSR | $\$ E 560$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| E4C4: | 24 | 90 |  | BIT | $\star \$ 90$ |
| E4C6: | 50 | 03 |  | BVC | $\$ E 4 C B$ |
| E4C8: | 20 | 38 | E5 | JSR | $\$ E 538$ |
| E4CB: | 20 | $9 F$ | E5 | JSR | $\$ E 59 F$ |
| E4CE $:$ | A5 A4 |  | LDA | $\star \$ A 4$ |  |
| E4D0: | 18 |  | CLC |  |  |
| E4D1: | 60 |  | RTS |  |  |



| E4D2: | 85 | 95 |  | STA | $* \$ 95$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| E4D4: | 20 | 7 C | E3 | JSR | \$E37C |
| E4D7: | AD | 00 | DD | LDA | \$DD00 |
| E4DA: | 29 | F7 |  | AND | $\# \$ F 7$ |
| E4DC: | $8 D$ | 00 | DD | STA | \$DD00 |
| E4DF: | 60 |  | RTS |  |  |

******************************

| E4E0: | 85 | 95 |  | STA | $\star \$ 95$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| E4E2: | 20 | $7 C$ | E3 | JSR | $\$ E 37 C$ |
| E4E5: | 24 | 90 |  | BIT | $\star \$ 90$ |
| E4E7: | 30 | 4 C |  | BMI | $\$ \mathrm{E} 535$ |
| E4E9: | 20 | 73 | E5 | JSR | $\$ E 573$ |
| E4EC: | 20 | 60 | E5 | JSR | $\$ E 560$ |
| E4EF: | 20 | D7 | E4 | JSR | $\$ E 4 D 7$ |
| E4F2: | 20 | 45 | E5 | JSR | $\$ E 545$ |
| E4F5: | AD | 00 | DD | LDA | $\$ D D 00$ |
| E4F8: | CD | 00 | DD | CMP | $\$ D D 00$ |
| E4FB: | D0 | F8 |  | BNE | $\$ E 4 F 5$ |
| E4FD: | $0 A$ |  | ASL | A |  |
| E4FE: | 30 | F5 | BMI | $\$ E 4 F 5$ |  |
| E500: | $4 C$ | $9 F$ | E5 | JMP | $\$ E 59 F$ |

Data low signal on serial bus Test STATUS for set EOI bit No EOF found, then continue Shut device off - Unlsn routine Reset clock freq and sprites Get data byte in the accumulator Set indicator for OK Return from subroutine

Kernal routine: SECND Send sec. address after LISTEN

Store sec. address in zero page
Output with attention (ATN)
Read data port A of CIA 2
Mask out bit 3 and take the ATN
Signal back to the serial bus
Return from subroutine
Kernal routine: TKSA
Store secondary add in zero page
Output with attention (ATN) Test STATUS for set EOF bit EOF encounter, to Unlsn routine Clock freq 1 MHz , sprites off
Data low signal on serial bus
Entry in SECND routine
Clock high signal on serial bus
Read data port A of CIA 2 and
Wait until a bit arrives over the Port
Shift data bit into the carry
And wait for data high
Reset clock freq and sprites

| E503: | 24 | 94 | BIT | * \$94 |
| :---: | :---: | :---: | :---: | :---: |
| E505: | 30 | 05 | BMI | \$E50C |
| E507: | 38 |  | SEC |  |
| E508: | 66 | 94 | ROR | * \$94 |
| E50A: | D0 | 05 | BNE | \$E511 |
| E50C: | 48 |  | PHA |  |
| E50D: | 20 | 8C E3 | JSR | \$E38C |
| E510: | 68 |  | PLA |  |
| E511: | 85 | 95 | STA | * \$95 |
| E513: | 18 |  | CLC |  |
| E514: | 60 |  | RTS |  |

******************************

| E515: | 20 | 73 | E5 | JSR |  | E573 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E518: | 20 | 4E | E5 | JSR |  | E54E |
| E51B: | AD | 00 | DD | LDA |  | DD00 |
| E51E: | 09 | 08 |  | ORA |  | \$08 |
| E520: | 8D | 00 | DD | STA |  | DD00 |
| E523: | A9 | 5 F |  | LDA |  | \$5F |
| E525: | 2C |  |  | . By |  | \$2C |

*******************************

| E526: | A9 | 3 F | LDA | \# \$3F |
| :---: | :---: | :---: | :---: | :---: |
| E528: | 48 |  | PHA |  |
| E529: | AD | 1C OA | LDA | \$0A1C |
| E52C: | 29 | 7 F | AND | \# \$7F |
| E52E: | 8D | 1C,0A | STA | \$0A1C |
| E531: | 68 |  | PLA |  |
| E532: | 20 | 43 E 3 | JSR | \$E343 |
| E535: | 20 | D7 E4 | JSR | \$E4D7 |
| E538: | 8A |  | TXA |  |
| E539 : | A2 | OA | LDX | \# \$0A |
| E53B: | CA |  | DEX |  |
| E53C: | D0 | FD | BNE | \$E53B |
| E53E: | AA |  | TAX |  |
| E53F: | 20 | 45 E 5 | JSR | \$E545 |

Kernal routine: CIOUT
Output another byte?
Yes, then to output loop
Set carry for rotation
Set flag for buffered byte Skip output loop
Save the byte on the stack
Output buffered byte on stack
Get byte from the stack
Place in zero-page output storage
Carry set for "OK" indicator
Return from subroutine
Kernal routine: UNTLK
Reset clock frequency
Clock low signal to port A
Read data port A of CIA 2
Set bit 3 in this value and
Output ATN lo signal on the bus
Load code for UNTLK in acc Skip to \$E528

Kernal routine: UNLSN
Load code for UNLSN in acc And store on stack
Status pointer for "fast serial" Mask out bit 7 And write back
Restore old acc contents
Kernal routine: LISTN
Reset ATN, high
Store X-reg contents in acc
Time loop for 40 microseconds
Decrement loop counter by 1
Wait until loop processed Restore old X-reg contents Clock high signal on port A

| E542: | 4C | 57 E 5 | JMP | \$E557 |
| :---: | :---: | :---: | :---: | :---: |
| ****************************** |  |  |  |  |
| E545: | AD | 00 DD | LDA | \$DD00 |
| E548: | 29 | EF | AND | \# \$EF |
| E54A: | 8D | 00 DD | STA | \$DD00 |
| E54D : | 60 |  | RTS |  |


| E54E: | AD | 00 | DD | LDA | \$DD00 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E551: | 09 | 10 |  | ORA | \# \$10 |
| E553: | 8D | 00 | DD | STA | \$DD00 |
| E556: | 60 |  |  | RTS |  |

******************************

| E557: | AD 00 DD | LDA | \$DD00 |  |
| :--- | :--- | :--- | :--- | :--- |
| E55A: | 29 DF | AND | $\#$ \$DF |  |
| E55C: | $8 D$ | 00 DD | STA | \$DD00 |
| E55F: | 60 |  | RTS |  |


| E560: | AD | 00 | DD | LDA | \$DD00 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E563: | 09 | 20 |  | ORA | \# \$20 |
| E565: | 8D | 00 |  | STA | \$DD00 |
| E568 : | 60 |  |  | RTS |  |


| E569: | AD | 00 DD | LDA | \$DD00 |
| :---: | :---: | :---: | :---: | :---: |
| E56C: | $C D$ | 00 DD | CMP | \$DD00 |
| E56F: |  | F8 | BNE | \$E569 |
| E571: | OA |  | ASL | A |
| E572 : | 60 |  | RTS |  |

Data high signal on port A
Clock high signal
Read data port A of CIA 2
Clear bit 4 for clock output on serial bus and write in port A Return from subroutine

Clock low signal
Read data port A of CIA 2 Set bit 4 for clock output on serial bus and write in port A Return from subroutine

Data high signal
Read data port A of CIA 2
Clear bit 5 for data output on serial bus and write in port A Return from subroutine

## Data Lo Signal

Read data port A of CIA 2
Set bit 5 for data output on serial
Bus and write in port A
Return from subroutine
Get a bit from serial bus to carry
Read data port A of CIA 2 and
Wait until a bit arrives over The port
Bit received (bit 7) into carry Return from subroutine

| E573: | 78 |  | SEI |  |
| :--- | :--- | :--- | :--- | :--- |
| E574: | $2 C$ | $3 A$ | $0 A$ | BIT | \$0A3A



| E59F: | 2 C | 3A | OA | BIT | \$0A3A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E5A2 : | 30 | 16 |  | BMI | \$E5BA |
| E5A4: | 2 C | 37 | OA | BIT | \$0A37 |
| E5A7: | 10 | 11 |  | BPL | \$E5BA |
| E5A9: | AD | 38 | OA | LDA | \$0A38 |
| E5AC: | 8D | 15 | D0 | STA | \$D015 |
| E5AF: | AD | 37 | OA | LDA | \$0A37 |
| E5B2: | 8D | 30 | D0 | STA | \$D030 |
| E5B5: | A9 | 00 |  | LDA | \# \$00 |
| E5B7: | 8 D | 37 | OA | STA | \$0A37 |
| E5BA: | 58 |  |  | CLI |  |
| E5BB: | 60 |  |  | RT |  |

Set system clock freq. to 1 MHz And turn all sprites off

Disable all system interrupts
Test interrupt storage
Bit 7 set, then return
Check clock frequency
Bit 7 set, then return
VIC register for clock frequency Save in system storage
Enable VIC registers for sprites
Save in system storage
Init. status for 1 MHz , no sprites
Turn all sprites off
Set clock frequency to 1 MHz
Were sprites on?
No, then return
Store X-reg contents in acc
Delay loop for 1.3 milliseconds
Decrement loop counter by 1
Process entire delay loop
Restore old X-reg contents
Return from subroutine
Reset clock frequency and sprite pointers to their original status

Test interrupt storage
Bit 7 set, then return
Check clock frequency storage
Frequency not changed, skip
Write the stored value of sprite
Enable register back
Write the stored value of system
Clock frequency back
Clear temp storage for
System clock frequency
Enable all system interrupts
Return from subroutine
******************************

| E5BC: | AD $0 D$ DC | LDA | \$DC0D |  |
| :--- | :--- | :--- | :--- | :--- |
| E5BF: | 29 | 08 |  | AND | \# \$08

******************************

| E5D6: | AD | 05 | D5 | LDA | \$D505 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E5D9: | 09 | 08 |  | ORA | \# \$08 |
| E5DB: | 8D | 05 | D5 | STA | \$D505 |
| E5DE: | A9 | 7F |  | LDA | \# \$7F |
| E5E0: | 8D | OD | DC | STA | \$DC0D |
| E5E3: | A9 | 00 |  | LDA | \# \$00 |
| E5E5: | 8D | 05 | DC | STA | \$DC05 |
| E5E8: | A9 | 04 |  | LDA | \# \$04 |
| E5EA: | 8D | 04 | DC | STA | \$DC04 |
| E5ED : | AD | 0E | DC | LDA | \$DC0E |
| E5F0: | 29 | 80 |  | AND | \# \$80 |
| E5F2: | 09 | 55 |  | ORA | \# \$55 |
| E5F4: | 8D | OE | DC | STA | \$DC0E |
| E5F7: | 2C | OD | DC | BIT | \$DCOD |
| E5FA: | 60 |  |  | RTS |  |



| E5FB: | 90 | C6 | BCC | \$E5C3 |
| :--- | :--- | :--- | :--- | :--- |
| E5FD: | B0 D7 | BCS | \$E5D6 |  |

Wait for response from bus
Get CIA interrupt control reg. Wait until bit 4 (SRQ input from
Serial bus) is cleared
Read control register A of CIA
Eliminate bit 7 for 50 Hz freq.
Set timer to mode toggle and
"One shot" and start timer
Mask out the control bit for fast
Serial mode in mode config. reg Of the MMU
Return from subroutine
Fast pulse on serial bus
Set the control bit for the fast Serial mode in mode config reg Of the MMU
Clear code for interrupt
To interrupt control register Load timer A high in CIA 2 with the high value \#0
Load timer A low in CIA 2 with the low value \#4
Read control register A of CIA Eliminate bit 7 for 50 HZ freq Set timer to force load, toggle Serial bus off and start timer A Read interrupt control register Return from subroutine

Kernal routine: FSTMOD
Wait - response from serial bus Fast pulse on serial bus

| E5FF: | A5 B4 | LDA | * \$B4 |
| :---: | :---: | :---: | :---: |
| E601: | F0 47 | BEQ | \$E64A |
| E603: | 30 3F | BMI | \$E644 |
| E605: | $46 \mathrm{B6}$ | LSR | * \$B6 |
| E607: | A2 00 | LDX | \# \$00 |
| E609: | 9001 | BCC | \$E60C |
| E60B: | CA | DEX |  |
| E60C: | 8A | TXA |  |
| E60D: | 45 BD | EOR | * \$BD |
| E60F: | 85 BD | STA | * \$BD |
| E611: | C6 B4 | DEC | * \$B4 |
| E613: | F0 06 | BEQ | \$E61B |
| E615: | 8A | TXA |  |
| E616: | 2904 | AND | \# \$04 |
| E618: | 85 B5 | STA | * \$B5 |
| E61A: | 60 | RTS |  |

******************************

| E61B: | A9 | 20 |  | LDA | \# \$20 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E61D: | 2 C | 11 | OA | BIT | \$0A11 |
| E620: | F0 | 14 |  | BEQ | \$E636 |
| E622: | 30 | 1C |  | BMI | \$E640 |
| E624: | 70 | 14 |  | BVS | \$E63A |
| E626: | A5 | BD |  | LDA | * \$BD |
| E628: | D0 | 01 |  | BNE | \$E62B |
| E62A: | CA |  |  | DEX |  |
| E62B: | C6 | B4 |  | DEC | * \$B4 |
| E62D: | AD | 10 | OA | LDA | \$0A10 |
| E630: | 10 | E3 |  | BPL | \$E615 |
| E632: | C6 | B4 |  | DEC | * \$B4 |
| E634: | D0 | DF |  | BNE | \$E615 |
| E636: | E6 | B4 |  | INC | * \$B4 |
| E638: | D0 | F0 |  | BNE | \$E62A |
| E63A: | A5 | BD |  | LDA | * \$BD |
| E63C: | F0 | ED |  | BEQ | \$E62B |
| E63E: | D0 | EA |  | BNE | \$E62A |
| E640: | 70 |  |  | BVS | \$E62B |

RS-232 output
Number of bits to send
Is byte completely transferred?
Is stop bit required?
Shift next bit into carry
Initialize X-reg as ind. with $\$ 00$
Bit cleared?
No, then set X-reg to \$FF
Copy bit cleared indicator to acc
Combine with parity status
Save again in zero-page parity
Decrement bit counter by 1
All bits transferred, continue
Copy X-reg contents into acc Isolate bit 2
And put in output register Return from subroutine

## Check transmit parity

Set bit 5 in acc for parity Check RS-232 command reg. Op. mode without parity, skip
Op. mode with set parity?
Op. mode for uneven parity?
Parity equal one?
No, then skip
Set parity to $\$$ FF
Set bit counter to \$FF
Get RS-232 control reg. in acc
Are two stop bits required?
Set bit counter to \$FE
Not zero, calculate stop bits
Bit counter +1 , no parity
Not zero, calculate stop bits
Get parity value from zero page
Output a zero bit for 0
Not zero, then output 1-bit
Routine: output 0-bit

|  |  |  |  |
| :--- | :--- | :--- | :--- |
| E642: | 50 | E6 | BVC |
| E644: | E6 62A |  |  |
| E646: | A2 | FF | INC |
| E648: \$B4 |  |  |  |
|  | D0 CB | BNE | $\#$ \$EF |


| E64A: | AD | 11 0A | LDA | \$0A11 |
| :---: | :---: | :---: | :---: | :---: |
| E64D: | 4A |  | LSR | A |
| E64E: | 90 | 07 | BCC | \$E657 |
| E650: | 2 C | 01 DD | BIT | \$DD01 |
| E653: | 10 | 1D | BPL | \$E672 |
| E655: | 50 | 1E | BVC | \$E675 |
| E657: | A9 | 00 | LDA | \# \$00 |
| E659: | 85 | BD | STA | * \$BD |
| E65B: | 85 | B5 | STA | * \$B5 |
| E65D : | AE | 15 0A | LDX | \$0A15 |
| E660: | 86 | B4 | STX | * \$B4 |
| E662: | AC | 1A 0A | LDY | \$0A1A |
| E665: | CC | 1 B 0 A | CPY | \$0A1B |
| E668: | F0 | 13 | BEQ | \$E67D |
| E66A: | B1 | CA | LDA | (\$CA), Y |
| E66C: | 85 | B6 | STA | * \$B6 |
| E66E: | EE | 1A 0A | INC | \$0A1A |
| E671: | 60 |  | RTS |  |



| E672: | A9 | 40 |  | LDA |  | \$40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E674: | 2 C |  |  | . Byte |  | \$2C |
| E675: | A9 | 10 |  | LDA | \# | \$10 |
| E677: | OD | 14 | OA | ORA |  | 0A14 |
| E67A: | 8D | 14 | 0 A | STA |  | OA14 |
| E67D: | A9 | 01 |  | LDA | \# | \$01 |
| E67F: | 8D | OD | DD | STA |  | DD0D |
| E682: | 4D | OF | OA | EOR |  | OAOF |

Routine: output 1-bit-fixed parity Increment bit counter by 1 Put code value- stop bit in X-reg Unconditional jump

3-line / X-line handshake test
Load acc with RS-232 cmd reg Shift bit 0 into carry flag Skip 3-line handshake read Read port B of CIA 2 Is DATA SET READY (DSR) signal missing Is CLEAR TO SEND (CTS) signal missing?
Clear z-page buffer for RS-232
Parity (\$00) and the zero page
Storage for the start bit to send
Copy number of bits to transfer Into zero-page as counter
Comp index to start of output buffer with end. If all bytes are transferred then done.
Get data byte from RS-232
buffer and pass in storage
Index: incr start of output buffer
Return from subroutine
Set NMI status for RS-232
Code for DATA SET READY (DSR) missing
Skip to \$E677
Code for CLEAR TO SEND
(CTS) missing
Combine with RS-232 status reg
And put in status register
Load acc with $\$ 01$ and clear the
NMI for timer A
Combine w/ RS-232 NMI status

| E685: | 09 | 80 |  | ORA | $\# \$ 80$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| E687: | 8D | OF OA | STA | \$0A0F |  |
| E68A: | 8D OD DD | STA | \$DD0D |  |  |
| E68D: | 60 |  | RTS |  |  |



| E68E: | A2 09 | LDX | $\# \$ 09$ |
| :--- | :--- | :--- | :--- |
| E690: | A9 20 | LDA | $\# \$ 20$ |
| E692: | 2C 10 0A | BIT | $\$ 0 A 10$ |
| E695: | F0 01 | BEQ | $\$ E 698$ |
| E697: | CA | DEX |  |
| E698: | 5002 | BVC | $\$ E 69 C$ |
| E69A: | CA | DEX |  |
| E69B: | CA | DEX |  |
| E69C: | 60 | RTS |  |

*******************************

| E69D: | A6 A9 | LDX | * \$ A 9 |
| :---: | :---: | :---: | :---: |
| E69F: | D0 33 | BNE | \$E6D4 |
| E6A1: | C6 A8 | DEC | * \$A8 |
| E6A3: | F0 3A | BEQ | \$E6DF |
| E6A5: | 30 OD | BMI | \$E6B4 |
| E6A7: | A5 A7 | LDA | * \$A7 |
| E6A9: | 45 AB | EOR | * \$ AB |
| E6AB: | 85 AB | STA | * \$AB |
| E6AD: | 46 A7 | LSR | * \$A7 |
| E6AF: | 66 AA | ROR | * \$AA |
| E6B1: | 60 | RTS |  |



| E6B2: | C6 A8 | DEC | $\star$ \$A8 |
| :--- | :--- | :--- | :--- |
| E6B4: | A5 A7 | LDA | $\star$ \$A7 |
| E6B6: | F0 6B | BEQ | $\$ E 723$ |
| E6B8: | AD 10 0A | LDA | $\$ 0 A 10$ |
| E6BB: | $0 A$ |  | ASL |
| E6BC: A |  |  |  |
| E 01 | LDA | $\# \$ 01$ |  |

Reverse flag for RS-232 \& place value in the RS-232 NMI status Allow all further NMIs Return from subroutine

Calculate num. RS-232 data bits
Default value to 8 data bits
Check value for num of data bits Check RS-232 control register Bit 5 cleared?
Decrement number of data bits Bit 6 cleared?
Decrement number of data bits Decrement number of data bits Return from subroutine

Process bit received
Check if it is a start bit
No, skip
Decrement bit counter by 1
All bits received, then continue
If stop bits expected, then skip
Get received bit in acc
And combine for parity
Place parity value in zero page
Shift received bit into carry flag
And in input buffer
Return from subroutine
Set start bit pointer when all stop bits have been received

Decrement bit counter by 1 Get stop bit value in acc and Check if it is zero. Skip RS-232 control register in acc Number of stop bits into carry Addition value num of stop bits

| E6BE: | 65 | A8 |  | ADC | * \$A8 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E6C0: | D0 | EF |  | BNE | \$E6B1 |
| E6C2 : | A9 | 90 |  | LDA | \# \$90 |
| E6C4: | 8D | OD | DD | STA | \$DD0D |
| E6C7 : | OD | OF | OA | ORA | \$0A0F |
| E6CA: | 8D | OF | 0 A | STA | \$0A0F |
| E6CD : | 85 | A9 |  | STA | * \$A9 |
| E6CF : | A9 | 02 |  | LDA | \# \$02 |
| E6D1: | 4C | 7 F | E6 | JMP | \$E67F |



| E6D4: | A5 A7 | LDA | $\star$ \$A7 |
| :--- | :--- | :--- | :--- |
| E6D6: | D0 EA | BNE | \$E6C2 |
| E6D8: | 85 A9 | STA | * \$A9 |
| E6DA: | A9 01 | LDA | $\# \$ 01$ |
| E6DC: | 85 AB | STA | $\star$ \$AB |
| E6DE: | 60 | RTS |  |

*******************************

| E6DF: | AC | 18 | 0A | LDY | \$0A18 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E6E2: | C8 |  |  | INY |  |
| E6E3: | CC | 19 | OA | CPY | \$0A19 |
| E6E6: | F0 | 2A |  | BEQ | \$E712 |
| E6E8: | 8C | 18 | OA | STY | \$0A18 |
| E6EB: | 88 |  |  | DEY |  |
| E6EC: | A5 | AA |  | LDA | * \$AA |
| E6EE: | AE | 15 | OA | LDX | \$0A15 |
| E6F1: | E0 | 09 |  | CPX | \# \$09 |
| E6F3: | F0 | 04 |  | BEQ | \$E6F9 |
| E6F5: | 4A |  |  | LSR | A |
| E6F6: | E8 |  |  | INX |  |
| E6F7: | D0 | F8 |  | BNE | \$E6F1 |
| E6F9: | 91 | C8 |  | STA | (\$C8), Y |
| E6FB : | A9 | 20 |  | LDA | \# \$20 |
| E6FD : | 2C | 11 | OA | BIT | \$0A11 |
| E700: | F0 | B0 |  | BEQ | \$E6B2 |
| E702: | 30 | AD |  | BMI | \$E6B1 |
| E704: | A5 | A7 |  | LDA | * \$A7 |

Add data bits and stop bits
Not all stop bits received, skip RXD over flag received in acc And enable NMI
Combine w/ RS- 232 NMI status And place in RS-232 NMI status Set flag for start bit Init. acc with 2 for transmission And clear the NMI for timer B

## Check for RS-232 start bit

Get start bit value in acc Not zero, skip. Else reset the Zero-page start bit flag and reset the zero-page ptr for RS-232
Reset input parity
Return from subroutine
Process received byte
Index to the start of RS-232
Increment input buffer by 1 Compare with end. If buffer,
Then set appropriate status
Write buffer index
And decrement by 1 again
Get received bit from zero page
Number of data bits in X-reg
8 bits, 1 stop bit received?
Yes, then everything OK
Shift bits in correct position
Increment data bit counter by 1
Jump to byte adjustment
Write byte in input buffer
Control value for parity check
Test RS-232 command register
Transfer is without parity
Fixed bit value for parity
Recevied parity bit in acc

| E706: | 45 | AB |  | EOR | * \$ $A B$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E708: | F0 | 03 |  | BEQ | \$E70D |
| E70A: | 70 | A5 |  | BVS | \$E6B1 |
| E70C: | 2C |  |  | . Byt | \$2C |
| E70D: | 50 | A2 |  | BVC | \$E6B1 |
| E70F: | A9 | 01 |  | LDA | \# \$01 |
| E711: | 2 C |  |  | . Byt | \$2C |
| E712: | A9 | 04 |  | LDA | \# \$04 |
| E714: | 2 C |  |  | . Byt | \$2C |
| E715: | A9 | 80 |  | LDA | \# \$80 |
| E717: | 2C |  |  | . Byt | \$2C |
| E718: | A9 | 02 |  | LDA | \# \$02 |
| E71A: | OD | 14 | 0A | ORA | \$0A14 |
| E71D: | 8D | 14 | 0A | STA | \$0A14 |
| 720 | 4 C | C2 | E6 | JMP | E6C2 |

******************************

| E723: | A5 | AA | LDA | * \$AA |
| :---: | :---: | :---: | :---: | :---: |
| E725: | D0 | F1 | BNE | \$E718 |
| E727: | F0 | EC | BEQ | \$E715 |
| E729: | 85 | 9A | STA | * \$9A |
| E72B: | AD | 11 0A | LDA | \$0A11 |
| E72E: | 4A |  | LSR | A |
| E72F: | 90 | 29 | BCC | \$E75A |
| E731: | A9 | 02 | LDA | \# \$02 |
| E733: | 2C | 01 DD | BIT | \$DD01 |
| E736: | 10 | 1D | BPL | \$E755 |
| E738: | D0 | 20 | BNE | \$E75A |
| E73A: | AD | OF OA | LDA | \$0A0F |
| E73D: | 29 | 02 | AND | \# \$02 |
| E73F: | D0 | F9 | BNE | \$E73A |
| E741: | 2 C | 01 DD | BIT | \$DD01 |
| E744: | 70 | FB | BVS | \$E741 |
| E746: | AD | 01 DD | LDA | \$DD01 |
| E749: | 09 | 02 | ORA | \# \$02 |
| E74B: | 8D | 01 DD | STA | \$DD01 |
| E74E: | 2C | 01 DD | BIT | \$DD01 |
| E751: | 70 | 07 | BVS | \$E75A |
| E753: | 30 | F9 | BMI | \$E74E |

Compare with calculated parity
Equal, then continue with OK
Equal parity, continue with OK Skip to \$E70F
Unequal parity,continue w/ OK
Code for parity error in acc
Skip to \$E714
Input buffer full of code in acc Skip to \$E717
Break command received in acc
Skip to $\$$ E71A
Load error code in Acc.
Combine code w/ RS-232 status
And place in RS-232 status reg
Jump: receive the next byte
RS-232 CKOUT,output RS-232
Get received byte in acc
Framing error
Break command received
Place device num in zero page
Load RS-232 command register
Shift bit 0 (handshake) into carry Jump for 3-line handshake
Code DATA SET READY test in acc. Read port B of CIA 2
No DSR signal, then error
No Request To Send signal
Get RS-232 NMI status in acc
When data-receive is active, then
Wait, until reception is done
Read port B of CIA 2
Wait for Clear To Send signal Read port B CIA 2 and set bit 2
For Request To Send signal
Write in port B
Read port B CIA2 and wait for
Clear To Send signal
Poll Data Set Ready


| E75C: | 20 | 70 | E7 | JSR | \$E770 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E75F: | AC | 1B | 0A | LDY | \$0A1B |
| E762: | C8 |  |  | INY |  |
| E763: | CC | 1A | OA | CPY | \$0A1A |
| E766: | F0 | F4 |  | BEQ | \$E75C |
| E768: | 8 C | 1B | OA | STY | \$0A1B |
| E76B: | 88 |  |  | DEY |  |
| E76C: | A5 | 9E |  | LDA | * \$9E |
| E76E: | 91 | CA |  | STA | (\$CA), Y |
| E770: | AD | OF | OA | LDA | \$0A0F |
| E773: | 4A |  |  | LSR | A |
| E774: | B0 | 1E |  | BCS | \$E794 |
| E776: | A9 | 10 |  | LDA | \# \$10 |
| E778: | 8D | OE | DD | STA | \$DD0E |
| E77B: | AD | 16 | OA | LDA | \$0A16 |
| E77E: | 8D | 04 | DD | STA | \$DD04 |
| E781: | AD | 17 | OA | LDA | \$0A17 |
| E784: | 8D | 05 | DD | STA | \$DD05 |
| E787: | A9 | 81 |  | LDA | \# \$81 |
| E789: | 20 | 7 F | E6 | JSR | \$E67F |
| E78C: | 20 | 4A | E6 | JSR | \$E64A |
| E78F: | A9 | 11 |  | LDA | \# \$11 |
| E791: | 8D | 0E | DD | STA | \$DD0E |
| E794: | 60 |  |  | RTS |  |



Code - missing Data Set Ready
Write signal in RS-233 status
Set carry for OK indicator
Return from subroutine
Output in RS-232 Buffer CTS = Clear to send DSR = Data set read

Start transfer is necessary Index end RS-232 output buffer Get in X-reg and increment by 1 Comp with start of output buffer Buffer full, then wait Set new index to output buffer And decrement this pointer by 1 Get byte to output in acc And write in output buffer Copy RS-232 NMI flag into acc Test if bit 0 is set
Sending already?
Initialize timer A with $\$ 10$ And then start it
Set the 2-byte timer for the
Transmit baud rate in \$DD04-\$DD05

Code timer A underflow NMI NMI on underflow of timer A Chk CTS+DSR, enable transfer Initialize timer A with $\$ 11$
And start it
Return from subroutine
RS-232 CHKIN, Set RS-232 input

Place device num. in zero-page RS-232 command register in acc Shift bit 0 (handshake) into carry

| E79B: | 90 | 28 | BCC | \$E'7C5 |
| :---: | :---: | :---: | :---: | :---: |
| E79D: | 29 | 08 | AND | \# \$08 |
| E79F: | F0 | 24 | BEQ | \$E7C5 |
| E7A1: | A9 | 02 | LDA | \# \$02 |
| E7A3: | 2 C | 01 DD | BIT | \$DD01 |
| E7A6: | 10 | AD | BPL | \$E755 |
| E7A8: | F0 | 22 | BEQ | \$E7CC |
| E7AA: | AD | OF OA | LDA | \$0A0F |
| E7AD: | 4A |  | LSR | A |
| E7AE: | B0 | FA | BCS | \$E7AA |
| E7B0: | AD | 01 DD | LDA | \$DD01 |
| E7B3: | 29 | FD | AND | \# \$FD |
| E7B5: | 8D | 01 DD | STA | \$DD01 |
| E7B8: | AD | 01 DD | LDA | \$DD01 |
| E7BB: | 29 | 04 | AND | \# \$04 |
| E7BD: | F0 | F9 | BEQ | \$E7B8 |
| E7BF: | A9 | 90 | LDA | \# \$90 |
| E7C1: | 18 |  | CLC |  |
| E7C2 : | 4 C | 7F E6 | JMP | \$E67F |


E7C5: AD OF 0A LDA $\$ 0 A 0 F$
E7C8: 2912 AND \# \$12
E7CA: F0 F3 BEQ \$E7BF
E7CC: 18 CLC

E7CD: 60 RTS
******************************

| E7CE: | AD | 14 | OA | LDA | \$0A14 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E7D1: | AC | 19 | OA | LDY | \$0A19 |
| E7D4: | CC | 18 | 0A | CPY | \$0A18 |
| E7D7: | F0 | 0B |  | BEQ | \$E7E4 |
| E7D9: | 29 | F7 |  | AND | \# \$F7 |
| E7DB: | 8D | 14 | 0 A | STA | \$0A14 |
| E7DE: | B1 | C8 |  | LDA | (\$C8), Y |
| E7E0: | EE | 19 | OA | INC | \$0A19 |
| E7E3: | 60 |  |  | RTS |  |

3-line handshake, then continue
Test duplex operation
Full duplex, then continue
Code for DSR signal test
Test port B of CIA 2 for DSR
Missing, then set status and exit
Test Ready to Send signal
RS-232 NMI status flag in acc
Is send operation active, then
Wait until transfer finished
Read port B of CIA and
Eliminate bit 0 - Request to Send
Return signal on port B
Read port B of CIA 2 and
Check D TR signal
Not present, then wait
Get NMI mask for "flag" in acc
Clear carry as OK indicator
Enable RS-232 NMI
RS-232 CHKIN for 3-line handshake

Get RS-232 NMI status in acc If the RS-232 is not yet active Then start
Clear carry as OK indicator Return from subroutine

GET from RS-232
Get RS-232 status byte in acc Index end RS-232 input buffer Comp with start of input buffer If equal, then buffer empty: Skip Mask out bit 3 (buffer empty) And clear in RS-232 status Read 1 byte from RS-232 buffer Index RS-232 input buffer + 1 Return from subroutine
*******************************

| E7E4: | 09 | 08 | ORA | $\# \$ 08$ |
| :--- | :--- | :--- | :--- | :--- |
| E7E6: | 8D 14 0A | STA | \$0A14 |  |
| E7E9: | A9 00 | LDA | $\# \$ 00$ |  |
| E7EB: | 60 |  | RTS |  |

******************************

| E7EC: | 48 |  | PHA |  |
| :--- | :--- | :--- | :--- | :--- |
| E7ED: | AD 0F | 0A | LDA | $\$ 0 A 0 F$ |
| E7F0: | F0 11 |  | BEQ | $\$ E 803$ |
| E7F2: | AD 0F 0A | LDA | $\$ 0 A 0 F$ |  |
| E7F5: | 29 | 03 |  | AND | \# *03



| E805: | 98 |  | TYA |  |
| :---: | :---: | :---: | :---: | :---: |
| E806: | 2D | OF OA | AND | \$0A0F |
| E809: | AA |  | TAX |  |
| E80A: | 29 | 01 | AND | \# \$01 |
| E80C: | F0 | 28 | BEQ | \$E836 |
| E80E: | AD | 00 DD | LDA | \$DD00 |
| E811: | 29 | FB | AND | \# \$FB |
| E813: | 05 | B5 | ORA | * \$B5 |
| E815: | 8D | 00 DD | STA | \$DD00 |
| E818: | AD | OF OA | LDA | \$0A0F |
| E81B: | 8D | OD DD | STA | \$DD0D |
| E81E: | 8A |  | TXA |  |
| E81F: | 29 | 12 | AND | \# \$12 |
| E821: | F0 | OD | BEQ | \$E830 |
| E823: | 29 | 02 | AND | \# \$02 |
| E825: | F0 | 06 | BEQ | \$E82D |

GET RS-232 if buffer empty
Set bit 3 (marker - buffer empty)
In RS-232 status
Pass \$00 as character read
Return from subroutine
Wait for end of RS-232
Save acc contents on stack
Get RS-232 NMI flag
Not set, then OK and continue
Read RS-232 NMI flag again
Bit $0=$ send, bit $1=$ receive
Wait for end
Load acc with \$10
Interrupt via "flag" line
RS-232 NMI flag
Set status to "OK"
Restore acc contents
Return from subroutine
NMI routine for RS-232
Interrupt Control Register (ICR)
Combine with RS-232 NMI flag
And store result in X-reg
Mask bits 1-7 and check if
Send operation is active. no:Skip
Load acc with data port
Clear bit 2 (TXD) and pass the Bit to send
Store in data port
Copy RS-232 NMI flag in acc And write again into ICR ICR/RS-232 NMI combine acc Isolate bits 1 and 4
Not set, start byte reception Isloate bit 1, call of timer B Not set, the start bit

| E827: | 20 | 78 | E8 | JSR | \$E878 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E82A: | 4C | 30 | E8 | JMP | \$E830 |
| E82D: | 20 | A9 | E8 | JSR | \$E8A9 |
| E830: | 20 | FF | E5 | JSR | \$E5FF |
| E833: | 4C | 49 | E8 | JMP | \$E849 |
| E836: | 8A |  |  | TXA |  |
| E837: | 29 | 02 |  | AND | \# \$02 |
| E839: | F0 | 06 |  | BEQ | \$E841 |
| E83B: | 20 | 78 | E8 | JSR | \$E878 |
| E83E: | 4C | 49 | E8 | JMP | \$E849 |
| E841: | 8A |  |  | TXA |  |
| E842: | 29 | 10 |  | AND | \# \$10 |
| E844: | F0 | 03 |  | BEQ | \$E849 |
| E846: | 20 | A9 | E8 | JSR | \$E8A9 |
| E849: | AD | OF | 0A | LDA | \$0A0F |
| E84C: | 8D | OD | DD | STA | \$DD0D |
| E84F: | 60 |  |  | RTS |  |



| E850: | C1 27 | $(=10177)$ |
| :--- | :--- | :--- |
| E852: | $3 E 1 A$ | $(=6718)$ |
| E854: | C5 11 | $(=4549)$ |
| E856: | 740 E | $(=3700)$ |
| E858: ED 0C | $(=3309)$ |  |
| E85A: | 4506 | $(=$ |
| E85C: F0 02 | $(=$ | $752)$ |
| E85E: | 4601 | $(=326)$ |
| E860: | B8 00 | $(=$ |
| E862: | 7100 | $(=$ |

Process received bit
Start reception of byte
Preparation for recept. next byte
Start reception of byte
Return from interrupt
Store X-reg contents in acc
Data reception?
No, the skip processing
Process received bit
Return from interrupt
Restore old X-reg contents
Check if a start bit expected
No, then continue
Prepare next bit reception Load RS-232 NMI flag
Copy in ICR of CIA 2
Return from subroutine
Timer constants RS-232 baud rate. Table 1 for NTSC version

| 50 | Baud |
| ---: | :--- |
| 75 | Baud |
| 110 | Baud |
| 134.5 | Baud |
| 150 | Baud |
| 300 | Baud |
| 600 | Baud |
| 1200 | Baud |
| 1800 | Baud |
| 2400 | Baud |

Timer constant for RS-232 baud rate. Table 2 for PAL version

| E864: | 1926 | $(=9753)$ |
| :--- | :--- | :--- |
| E866: | 4419 | $(=6468)$ |
| E868: 1A 11 | $(=4378)$ |  |
| E86A: E8 0D | $(=3560)$ |  |
| E86C: 70 0C | $(=3184)$ |  |

50 Baud
75 Baud
110 Baud
134.5 Baud

150 Baud

| E86E: | 0606 | $(=$ |  |  |
| :--- | ---: | :--- | ---: | :--- |
| E870: | D1 02 | $(=$ | $736)$ | 300 Baud |
| E872: | 3701 | $(=$ | $311)$ | 1200 Baud |
| E874: | AE 00 | $(=$ | $174)$ | 1800 Baud |
| E876: 6900 | $(=$ | $105)$ | 2400 Baud |  |

******************************

| E878: | AD | 01 | DD | LDA | \$DD01 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E87B: | 29 | 01 |  | AND | \# \$01 |
| E87D: | 85 | A7 |  | STA | * \$A7 |
| E87F: | AD | 06 | DD | LDA | \$DD06 |
| E882: | E9 | 28 |  | SBC | \# \$28 |
| E884: | 6D | 16 | OA | ADC | \$0A16 |
| E887: | 8D | 06 | DD | STA | \$DD06 |
| E88A: | AD | 07 | DD | LDA | \$DD07 |
| E88D: | 6D | 17 | OA | ADC | \$0A17 |
| E890: | 8D | 07 | DD | STA | \$DD07 |
| E893: | A9 | 11 |  | LDA | \# \$11 |
| E895: | 8D | OF | DD | STA | \$DD0F |
| E898: | AD | OF | OA | LDA | \$0A0F |
| E89B: | 8D | OD | DD | STA | \$DD0D |
| E89E: | A9 | FF |  | LDA | \# \$FF |
| E8A0: | 8D | 06 | DD | STA | \$DD0 6 |
| E8A3: | 8D | 07 | DD | STA | \$DD07 |
| E8A6: | 4 C | 9D | E6 | JMP | \$E69D |

```
********************************
```

E8A9: AD 120 A
E8AC: 8D 06 DD
E8AF: AD 13 OA
E8B2: 8D 07 DD
E8B5: A9 11
E8B7: 8D 0F DD
E8BA: A9 12
E8BC: 4D 0F OA
E8BF: 8D OF OA
E8C2: A9 FF
E8C4: 8D 06 DD

LDA \$0A12
STA \$DD06
LDA \$0A13
STA \$DD07
LDA \# \$11
STA \$DD0F
LDA \# \$12
EOR \$0A0F
STA \$0A0F
LDA \# \$FF
STA \$DD06

$$
\begin{aligned}
300 & \text { Baud } \\
600 & \text { Baud } \\
1200 & \text { Baud } \\
1800 & \text { Baud } \\
2400 & \text { Baud }
\end{aligned}
$$

## Input NMI routine for RS-232

Read data port B of CIA 2
Isolate bit for receive data
And in Z-P RS-232 input bit flag
Get low value of CIA 2 timer B
And subtract 28 from it
Add full-bit time baud rate high
And reset timer B
Get high value of CIA 2 timer B
Add full-bit time baudrate high
And reset timer B high
Write $\$ 11$ in control register of
CIA 2 = Start timer B
Get RS-232 NMI status in acc
And set CIA interrupt control reg
Initialization value for timer B
Set timer B low to high value
Set timer B high to high value
Process received bit
NMI routine for RS-232 output
RS-232 user baud rate in acc Ad in timer low of CIA 2
RS-232 user baud rate in acc And in timer B high of CIA 2
Write $\$ 11$ in control register of CIA 2 = start timer Invert bits 0,1 and 4 of RS-232 NMI flag. This value Back in the NMI flag Initialization value for timer B Set timer B low to high value

| E8C7: | 8D 07 DD | STA | \$DD07 |  |
| :--- | :--- | :--- | :--- | :--- |
| E8CA: | AE 15 0A | LDX | \$0A15 |  |
| E8CD: | 86 A8 |  | STX | $\star$ \$A8 |
| E8CF : | 60 |  | RTS |  |

******************************

| E8D0: | A5 | 93 | LDA | * \$93 |
| :---: | :---: | :---: | :---: | :---: |
| E8D2: | 48 |  | PHA |  |
| E8D3: | 20 | F2 E9 | JSR | \$E9F2 |
| E8D6: | 68 |  | PLA |  |
| E8D7: | 85 | 93 | STA | * \$93 |
| E8D9: | B0 | 3D | BCS | \$E918 |
| E8DB: | A0 | 00 | LDY | \# \$00 |
| E8DD: | B1 | B2 | LDA | (\$B2), Y |
| E8DF : | C9 | 05 | CMP | \# \$05 |
| E8E1: | F0 | 34 | BEQ | \$E917 |
| E8E3: | C9 | 01 | CMP | \# \$01 |
| E8E5: | F0 | 08 | BEQ | \$E8EF |
| E8E7: | C9 | 03 | CMP | \# \$03 |
| E8E9: | F0 | 04 | BEQ | \$E8EF |
| E8EB: | C9 | 04 | CMP | \# \$04 |
| E8ED: | D0 | E1 | BNE | \$E8D0 |
| E8EF: | AA |  | TAX |  |
| E8F0: | 24 | 9D | BIT | * \$9D |
| E8F2 : | 10 | 22 | BPL | \$E916 |
| E8F4: | A0 | 63 | LDY | \# \$63 |
| E8F6: | 20 | 22 F 7 | JSR | \$F722 |
| E8F9: | A0 | 05 | LDY | \# \$05 |
| E8FB: | B1 | B2 | LDA | (\$B2), Y |
| E8FD: | 20 | D2 FF | JSR | \$FFD2 |
| E900: | C8 |  | INY |  |
| E901: | C0 | 15 | CPY | \# \$15 |
| E903: | D0 | F6 | BNE | \$E8FB |
| E905: | A5 | A1 | LDA | * \$ ${ }^{\text {d }}$ |
| E907: | 69 | 02 | ADC | \# \$02 |
| E909: | A4 | 91 | LDY | * \$91 |
| E90B: | C8 |  | INY |  |
| E90C: | D0 | 04 | BNE | \$E912 |
| E90E: | C5 | A1 | CMP | * \$A1 |

Set timer B high to high value Number of bits to send In z-page: Counter RS-232 Bits Return from subroutine

Read program header from tape
Save load/verify pointer on sys
Stack via the accumulator
Routine:read data block tape
Get load/verify flag from stack
And back to zero page
If error occurred, return
Set displacement to tape buffer Get byte of read data block
Was it and EOT marker?
Yes, then return
Header type BASIC program?
Yes, evaluate correspondingly
Header type machine lang prg?
Yes then evaluate appropriately
Header type for data block?
No, then read in
Store header type in X-reg
Check kernal status flag
Ctrl messages not allowed, skip
Displace to "FOUND" message
Output control message
Set displace to start of filename
Read character from tape buffer
Kernal BSOUT: Output a char
Increment displace pointer by 1
Max filename length $=16$ char
Not yet reached, continue
Middle-value time byte in acc
Delay loop for 8.5 seconds
Check z-page stop / C= key flag
Increment this value by 1
Key pressed, then continue
Check the 8.5 second delay loop

| E910: | D0 F7 | BNE | \$E909 |
| :--- | :--- | :--- | :--- |
| E912: | C0 F0 | CPY | \# \$F0 |
| E914: | F0 BA | BEQ $\$ E 8 D 0$ |  |
| E916: | 18 | CLC |  |
| E917: | 88 | DEY |  |
| E918: | 60 | RTS |  |


| E919: | 85 | 9E | STA | * \$9E |
| :---: | :---: | :---: | :---: | :---: |
| E91B: | 20 | 80 E 9 | JSR | \$E980 |
| E91E: | 90 | 5F | BCC | \$E97E |
| E920: | A5 | C 2 | IDA | * \$C2 |
| E922: | 48 |  | PHA |  |
| E923: | A5 | C1 | LDA | * \$C1 |
| E925: | 48 |  | PHA |  |
| E926: | A5 | $A F$ | LDA | * $\$$ AF |
| E928: | 48 |  | PHA |  |
| E929: | A5 | AE | LDA | * \$AE |
| E92B: | 48 |  | PHA |  |
| E92C: | A0 | BF | LDY | \# \$BF |
| E92E: | A9 | 20 | LDA | \# \$20 |
| E930: | 91 | B2 | STA | (\$B2), Y |
| E932: | 88 |  | DEY |  |
| E933: | D0 | FB | BNE | \$E930 |
| E935: | A5 | 9E | IDA | * \$9E |
| E937: | 91 |  | STA | (\$B2), Y |
| E939: | C8 |  | INY |  |
| E93A: | A5 | C1 | LDA | * \$C1 |
| E93C: | 91 |  | STA | (\$B2), Y |
| E93E: | C8 |  | INY |  |
| E93F: | A5 | C 2 | LDA | * \$ C 2 |
| E941: | 91 |  | STA | ( \$B2), Y |
| E943: | C8 |  | INY |  |
| E944: | A5 | AE | LDA | * \$ AE |
| E946: | 91 |  | STA | (\$B2), Y |
| E948: | C8 |  | INY |  |
| E949: | A5 | AF | LDA | * \$ AF |

Time not up, continue waiting Was the space key pressed?
Yes, then read header
Set indicator for OK Old stop / $\mathrm{C}=$ key flag value Return from subroutine

Write data block on tape Write header to tape, header type in acc: $3=$ mach. lang., $1=$ BASIC

Put header type in zero page
Get tape buffer addr.- zero page
Address invalid, then skip
Put start address high in acc And save on stack
Put start address low in acc
And save on stack
Put end address high into acc And save on stack
Put end address low in acc
And save on stack
Get tape buffer length for loop
Load acc with char for space
Clear tape buffer
Loop until the entire length given
In Y is cleared
Get the header type
At 1st position in tape buffer
Displacement to tape buffer +1
Get start add low from zero page
And put it in the tape buffer
Displacement to tape buffer +1
Get start address high from Z-P
And put it in the tape buffer
Displacement to tape buffer +1
Get end address low from Z-P
And put it in the tape buffer
Displacement to tape buffer +1
Get end address high from Z-P

| E94B: | 91 | B2 | STA | (\$B2), Y |
| :---: | :---: | :---: | :---: | :---: |
| E94D: | C8 |  | INY |  |
| E94E: | 84 | 9F | STY | * \$9F |
| E950: | A0 | 00 | LDY | \# \$00 |
| E952: | 84 | 9E | STY | * \$9E |
| E954: | A4 | 9E | LDY | * \$9E |
| E956: | C4 | B7 | CPY | * \$B7 |
| E958: | F0 | OD | BEQ | \$E967 |
| E95A: | 20 | AE F7 | JSR | \$F7AE |
| E95D : | A4 | 9F | LDY | * \$9F |
| E95F: | 91 | B2 | STA | (\$B2), Y |
| E961: | E6 | 9E | INC | * \$9E |
| E963: | E6 | 9F | INC | * \$9F |
| E965: | D0 | ED | BNE | \$E954 |
| E967: | 20 | 87 E 9 | JSR | \$E987 |
| E96A: | A9 | 69 | LDA | \# \$69 |
| E96C: | 85 | AB | STA | * \$ AB |
| E96E: | 20 | 1C EA | JSR | \$EA1C |
| E971: | A8 |  | TAY |  |
| E972: | 68 |  | PLA |  |
| E973: | 85 | AE | STA | * \$ AE |
| E975: | 68 |  | PLA |  |
| E976: | 85 | AF | STA | * $\$$ AF |
| E978: | 68 |  | PLA |  |
| E979: | 85 | C1 | STA | * \$C1 |
| E97B: | 68 |  | PLA |  |
| E97C: | 85 | C2 | STA | * \$C2 |
| E97E: | 98 |  | TYA |  |
| E97F: | 60 |  | RTS |  |


| E980: | A6 B2 | LDX | $\star$ \$B2 |
| :--- | :--- | :--- | :--- | :--- |
| E982: | A4 B3 | LDY | $\star$ \$B3 |
| E984: | C0 02 | CPY | $\# \$ 02$ |
| E986: | 60 | RTS |  |

******************************

| E987: | 20 | 80 E9 | JSR | \$E980 |
| :---: | :---: | :---: | :---: | :---: |
| E98A: | 8A |  | TXA |  |
| E98B: | 85 | C1 | STA | * \$C1 |
| E98D: | 18 |  | CLC |  |
| E98E: | 69 | C0 | ADC | \# \$C0 |
| E990: | 85 | AE | STA | * \$AE |
| E992: | 98 |  | TYA |  |
| E993: | 85 | C2 | STA | * \$C2 |
| E995: | 69 | 00 | ADC | \# \$00 |
| E997: | 85 | AF | STA | * \$AF |
| E999: | 60 |  | RTS |  |

*****************************

| E99A: | 20 | D0 E8 | JSR | \$E8D0 |
| :---: | :---: | :---: | :---: | :---: |
| E99D: | B0 | 1E | BCS | \$E9BD |
| E99F: | A0 | 05 | LDY | \# \$05 |
| E9A1: | 84 | 9F | STY | * \$9F |
| E9A3: | A0 | 00 | LDY | \# \$00 |
| E9A5: | 84 | 9 E | STY | * \$9E |
| E9A7: | C4 | B7 | CPY | * \$B7 |
| E9A9: | F0 | 11 | BEQ | \$E9BC |
| E9AB: | 20 | AE F7 | JSR | \$F7AE |
| E9AE: | A4 | 9F | LDY | * \$9F |
| E9B0: | D1 | B2 | CMP | (\$B2), Y |
| E9B2 : | D0 | E6 | BNE | \$E99A |
| E9B4: | E6 | 9E | INC | * \$9E |
| E9B6: | E6 | 9F | INC | * \$9F |
| E9B8: | A4 | 9E | LDY | * \$9E |
| E9BA: | D0 | EB | BNE | \$E9A7 |
| E9BC: | 18 |  | CLC |  |
| E9BD : | 60 |  | RTS |  |

Tape end addr $=$ start addr +192
Get tape buffer address
Start of tape buffer low in acc And in Z-P I/O start address low Clear carry for addition End address=start address +192 New end address low in Z-P Start of tape buffer high in acc and in $\mathbb{Z}-\mathbb{P} \mathbb{I} / O$ start address high End addr high=start address hi + carry, end address high in Z-P Return from subroutine

Seach tape header for name
Search for next tape header IF EOT found, then return Displace to name in tape buffer Store in zero page Init. the counter for the length
Of the filename in the zero page
Compare length of target name If equal, continue evaluation Get character of target name Displ. to filenames in tape buffer Compare with target character Not equal, then not found Filename legnth counter +1 Filename displ. to tape buffer +1 Filename legnth counter in Y-reg Next character comparison Set indicator for OK Return from subroutine


| E9BE: | 2080 E9 | JSR | $\$$ E980 |
| :--- | :--- | :--- | :--- |
| E9C1: | E6 A6 | INC | $* \$ A 6$ |
| E9C3: | A4 A6 | LDY | $* \$$ A6 |
| E9C5: | C0 C0 | CPY | $\# \$ C 0$ |
| E9C7: | 60 | RTS |  |

******************************

| E9C8 | 20 | DF | E9 | JSR | \$E9DF |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E9CB : | F0 | 1A |  | BEQ | \$E9E7 |
| E9CD: | A0 | 1B |  | LDY | \# \$1B |
| E9CF: | 20 | 22 | F7 | JSR | \$F722 |
| E9D2: | 20 | 8F | EA | JSR | \$EA8F |
| E9D5: | 20 | DF | E9 | JSR | \$E9DF |
| E9D8: | D0 | F8 |  | BNE | \$E9D2 |
| E9DA: | A0 | 6A |  | LDY | \# \$6A |
| E9DC: | 4 C | 22 | F7 | JMP | \$F722 |

******************************

| E9DF: | A9 10 | LDA | $\#$ \$10 |
| :--- | :--- | :--- | :--- |
| E9E1: | 2401 | BIT | $\star$ \$01 |
| E9E3: | D0 02 | BNE | \$E9E7 |
| E9E5: | 2401 | BIT | $\star \$ 01$ |
| E9E7: | 18 | CLC |  |
| E9E8: | 60 | RTS |  |


| E9E9: | 20 |  | E9 | JSR | \$E9DF |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E9EC: | F0 |  |  | BEQ | \$E9E7 |
| E9EE: |  |  |  | LDY | \# \$2E |
| E9F0: | D0 | DD |  | BNE | \$E9CF |

Increment tape buffer pointer
Get the tape buffer address
Z-P cassette buffer address +1
And compare to
Maximum value 192
Return from subroutine
Wait for button on datasette
Check if button pressed Button pressed, OK \& continue Displ. to "Press Play on Tape" in Y. Output control message Test for stop-key interruption
Check if key pressed No, then to delay loop
Displacement for "OK" message
Output control message
Check if tape button pressed
Set bit 4 for button test
Check data reg. processor port
Not pressed,then exit
Check again
Yes: zero flag=1, no zero flag=0
Return from subroutine
Wait for "record \& play" keys
Check if tape button is pressed Button pressed, OK \& continue Displ. to "Press R \& P on Tape" Button delay loop/stop key chck
******************************

| E9F2: | A9 00 | LDA | $\# \$ 00$ |  |
| :--- | :--- | :--- | :--- | :--- |
| E9F4: | 85 | 90 | STA | $\star \$ 90$ |
| E9F6: | 85 | 93 | STA | $\star \$ 93$ |
| E9F8: | 2087 E 9 | JSR | $\$ E 987$ |  |

******************************

| E9FB: | 20 | C8 E9 | JSR | \$E9C8 |
| :---: | :---: | :---: | :---: | :---: |
| E9FE: | B0 | 1 F | BCS | \$EA1F |
| EA00: | 78 |  | SEI |  |
| EA01: | A9 | 00 | LDA | \# \$00 |
| EA03: | 85 | AA | STA | * \$AA |
| EA05: | 85 | B4 | STA | * \$B4 |
| EA07 : | 85 | B0 | STA | * \$B0 |
| EA09: | 85 | 9E | STA | * \$9E |
| EA0B : | 85 | 9F | STA | * \$9F |
| EAOD: | 85 | 9C | STA | * \$9C |
| EA0F: | A9 | 90 | LDA | \# \$90 |
| EA11: | A2 | OE | LDX | \# \$0E |
| EA13: | DO | 11 | BNE | \$EA26 |

******************************

| EA15: | 20 | 87 E 9 | JSR | $\$ \mathrm{E} 987$ |
| :--- | :--- | :--- | :--- | :--- |
| EA18: | A9 14 | LDA | $\# \$ 14$ |  |
| EA1A: | 85 AB | STA | * \$AB |  |




Read data block from tape
System status with indicator
Initialize for everything OK
Clear Load/Verify pointer
Get tape buffer addr/end address
Load program from tape
Wait for button on datasette
STOP key pressed, return
Disbale all system interrupts
Init. value for $\mathbb{R Q}$ storage
Tape-read mode input byte storage. Tape temp pointer
Cassette time constant
Casettes error pass 1
Cassette error pass 2
Tape flag for byte recived
IRQ on pin "flag"
Number of IRQ vector (\$EAEB)
Write data block to tape
Write tape buffer to tape
Load tape buffer address
Set length of the WRITE leader Store in zero page

Write data block to tape
Wait for record \& play
STOP pressed, return
Disable all system interrupts
IRQ on underflow of timer B Number of IRQ vector (\$EE2E) Set interrupt mask register CIA
To \#0 (Interrupt disable) Decrement Y-reg to \$FF and set Interrupt Request Register

| EA2F : | 8D 0 D DC | STA | \$DC0D |  |
| :--- | :--- | :--- | :--- | :--- |
| EA32: | AD 0 D DC | LDA | \$DC0E |  |
| EA35: | 09 | 19 |  | ORA | \# \$19

*******

| EA7D: | AD | $0 A$ | $0 A$ | LDA | $\$ 0 A 0 A$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| EA80: | CD 15 | 03 | CMP | $\$ 0315$ |  |
| EA83: | 18 |  |  | CLC |  |

Reset IRQ mask
Load CIA control reg A, timer B
"One shot" and start
Control reg.B, IRQ on timer B
Set time compare pointer for tape
Operations
Wait for end of R-232 transfer
Copy VIC control reg. into acc And into Y-reg
Set bit 4, screen on
Store value in VDC temp storage Old value back into acc
Clear bit 8 of raster comparison
And turn the screen off
Clock to 1 MHz and sprites off IRQ vector low address in $\operatorname{RQ}$ Q Temp storage for tape operations IRQ vector high address in IRQ
Temp storage for tape operations
Reset IRQ vector for tape operat.
Number of data blocks to reaed
Store in zero page
Initialize bit counter, serial I/O Turn cass. motor on by setting 4th bit of the processor port data Register
Set pointer for tape motor Counter for delay loop high
Counter for delay loop low
X and Y regs are decremented
From 65535 to 0 to create the
Necessary delay
For tape operations
Enable interrupt for tape I/O
Wait for tape I/O end
Compare with tape IRQ vector with normal IRQ pointer high Set indicator for OK

| EA84: | F0 | 15 |  | BEQ |
| :--- | :--- | :--- | :--- | :--- |
| EA86: | 20 | 8F EA9B |  |  |
| EA89: | 20 | 3D F6 | JSR | \$EA8F |
| EA8C: | 4C | 7D EA | \$F63D |  |
| JMP | \$EA7D |  |  |  |

******************************

| EA8F: | 20 | E1 FF | JSR | \$FFE1 |
| :--- | :--- | :--- | :--- | :--- |
| EA92: | 18 |  | CLC |  |
| EA93: | D0 0B | BNE | \$EAA0 |  |
| EA95: | 20 | 57 | EE | JSR |
| EA98: | 38 |  | SEC57 |  |
| EA99: | 68 |  | PLA |  |
| EA9A: | 68 |  | PLA |  |
| EA9B: | A9 00 | LDA | \# \$00 |  |
| EA9D: 8 D 0A 0A | STA | \$0A0A |  |  |
| EAA0: | 60 |  | RTS |  |

EAA1: 86 B 1
EAA3: A5 B0
EAA5: OA
EAA6: OA
EAA7: 18
EAA8: 65 BO
EAAA: 18
EAAB: 65 B 1
EAAD: 85 B1
EAAF: A9 00
EAB1: 24 B0
EAB3: 3001
EAB5: 2A
EAB6: 06 B1
EAB8: 2A
EAB9: 06 B1
EABB: 2A
EABC: AA
EABD: AD 06 DC
EAC0: C9 16

STX * \$B1
LDA * \$B0
ASL A
ASL A
CLC
ADC * $\$ B 0$
CLC
ADC * \$B1
STA * \$B1
LDA \# \$00
BIT * \$B0
BMI \$EAB6
ROL A
ASL * \$B1
ROL A
ASL * \$B1
ROL A
TAX
LDA \$DC06
CMP \# \$16
$I R Q$ vectors equal, then done
Check if STOP key pressed
If pressed, set flag
Continue to wait for end

## Test for STOP key

Kernal STOP: Test for stop key
Set indicator for everything OK
STOP not pressed, RTS exit
Motor off, set normal IRQ
Set carry for error
Get return address form stack
And clear
Load code for "interrupt" in acc And set indicator for normal IRQ Return from subroutine

Prepare cassette synchronization
Store X-reg contents in Z-P
Timing constant for tape in acc
The timing constant is multiplied
By the factor 4
Clear carry for addition
Add timing constant (corres. *5)
Clear carry for addition
Add old X-reg contents \& place
This value in the zero page
Load low value for timer A
Check if timing constant $>128$
Yes, then skip alignment
The inti value for timer $A$ is
Multiplied by 4 by rotating the
Contents of the acc in connection
With shifting of tape timing constant
Store high of timer value in $X$
Low value CIA 1 timer B in acc
Change timer B high to 63755

| EAC2 : | 90 | F9 |  | BCC | \$EABD |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EAC4: | 65 | B1 |  | ADC | * \$B1 |
| EAC6: | 8D | 04 | DC | STA | \$DC04 |
| EAC9: | 8A |  |  | TXA |  |
| EACA: | 6D | 07 | DC | ADC | \$DC07 |
| EACD: | 8D | 05 | DC | STA | \$DC05 |
| EADO: | AD | OB | OA | LDA | \$0A0B |
| EAD3: | 8D | OE | DC | STA | \$DCOE |
| EAD 6 : | 8D | OD | OA | STA | \$OAOD |
| EAD9 : | AD | OD | DC | LDA | \$DCOD |
| EADC: | 29 | 10 |  | AND | \# \$10 |
| EADE : | FO | 09 |  | BEQ | \$EAE9 |
| EAE0 : | A9 | EA |  | LDA | \# \$EA |
| EAE2 : | 48 |  |  | PHA |  |
| EAE3 : | A9 | E9 |  | LDA | \# \$E9 |
| EAE5 : | 48 |  |  | PHA |  |
| EAE 6 : | 4C | C8 | EE | JMP | \$EEC8 |
| EAE 9 : | 58 |  |  | CLI |  |
| EAEA : | 60 |  |  | RTS |  |



EAEB: AE 07 DC
EAEE: AO FF
EAFO: 98
EAF1: ED 06 DC
EAF 4: EC 07 DC
EAF7: D0 F2
EAF 9: 86 B 1
EAFB: AA
EAFC: 8C 06 DC
EAFF: 8C 07 DC
EB02: A9 19
EB04: 8D OF DC
EB07: AD OD DC
EBOA: 8D OC OA
EBOD: 98
EBOE: E5 B1
EB10: 86 B 1
EB12: 4A

LDX \$DC07
LDY \# \$FF
TYA
SBC
CPX
BNE \$EAEB
STX * \$B1
TAX
STY \$DC06
STY \$DC07
LDA \# \$19
STA \$DCOF
IDA \$DCOD
STA \$OAOC
TYA
SBC * \$B1
STX * \$B1
LSR A

Yes, then loop to timer read
Add low for initialization
And set in timer A low
Add high value of the init in acc
With carry to timer $B$ high
And set in timer A high
Copy init. value from tape time
Constant to start timer A
Reset timer A flag
Interrupt Control Register in acc
Check negative edge on FLAG
No, wait for negative edge
Place the contents of zero page
Locations \$EA and \$E9 on the
Sys stack as quasi return address

## Simulate the interrupt call <br> Enable all system interrupts Return from subroutine

Interrupt routine for tape read
CIA 1 timer B hi in X-reg Init Y-reg with with high value And for subtraction in acc Subtract timer B low of \#255 Is timer B high decremented?
Yes, back to time comparison
Place timer B high in zero page
Time low since last signal in $\mathbf{X}$
Timer B low to high value
Timer $B$ high to high value
Set timer B mode
And start timer B
Interrupt Control Register in acc
And in systetm storage for tape
Initialize acc with \#255
Subtract timer B high from \#255
Store elapsed time in zero page
The value stored in the acc

| EB13: | 66 | B1 | ROR | \# \$B1 |
| :---: | :---: | :---: | :---: | :---: |
| EB15: | 4A |  | LSR | A |
| EB16: | 66 | B1 | ROR | \# \$B1 |
| EB18: | A5 | B0 | LDA | * \$B0 |
| EB1A: | 18 |  | CLC |  |
| EB1B: | 69 | 3C | ADC | \$3C |
| EB1D: | C5 | B1 | CMP | \$B1 |
| EB1F: | B0 | 4A | BCS | \$EB6B |
| EB21: | A6 | 9C | LDX | * \$9C |
| EB23: | F0 | 03 | BEQ | \$EB28 |
| EB25: | 4 C | 1F EC | JMP | \$EC1F |
| EB28: | A6 | A3 | LDX | * \$A3 |
| EB2A: | 30 | 1B | BMI | \$EB47 |
| EB2C: | A2 | 00 | LDX | \# \$00 |
| EB2E: | 69 | 30 | ADC | \# \$30 |
| EB30: | 65 | B0 | ADC | * \$B0 |
| EB32: | C5 | B1 | CMP | * \$B1 |
| EB34: | B0 | 1C | BCS | \$EB52 |
| EB36: | E8 |  | INX |  |
| EB37: | 69 | 26 | ADC | \# \$26 |
| EB39 : | 65 | B0 | ADC | * \$B0 |
| EB3B: | C5 | B1 | CMP | * \$B1 |
| EB3D: | B0 | 17 | BCS | \$EB56 |
| EB3F: | 69 | 2C | ADC | \# \$2C |
| EB41: | 65 | B0 | ADC | * \$B0 |
| EB43: | C5 | B1 | CMP | * \$B1 |
| EB45 : | 90 | 03 | BCC | \$EB4A |
| EB47 | 4 C | CF EB | JMP | \$EBCF |
| EB4A: | A5 | B4 | LDA | * \$B4 |
| EB4C: | F0 | 1D | BEQ | \$EB6B |
| EB4E: | 85 | A8 | STA | * \$A8 |
| EB50: | D0 | 19 | BNE | \$EB6B |
| EB52 : | E6 | A9 | INC | * \$A9 |
| EB54: | B0 | 02 | BCS | \$EB58 |
| EB56: | C6 | A9 | DEC | * \$A9 |
| EB58: | 38 |  | SEC |  |
| EB59: | E9 | 13 | SBC | \# \$13 |
| EB5B : | E5 | B1 | SBC | * \$B1 |
| EB5D : | 65 | 92 | ADC | * \$92 |
| EB5F : | 85 | 92 | STA | * \$92 |

For the elapsed time
Is divided by the

## Factor 4

Get timing constant from z-page
Clear carry for addition
Add \#60 to timing constant
$>$ time since last signal?
Yes, then no information, skip
Was a byte received
No, then skip
Continue byte-receive routine
Was byte read entirely?
Yes, then evaluate
Code for short pulse X-reg (0)
Set acc for pulse read
And add timing constant
Short time pulse received?
Yes, then skip long pulse
Code for long pule in X-reg (1)
Set acc for pulse read
And add timing constant
Long time pulse received?
Yes, skip other pulse duration
Check if the previous time
Pulse was stil longer. If so,
It is a byte header pulse
No, then skip processing
Process received byte
Check if timer $A$ is enables No, then skip
Set pointer for "READ ERROR" Jump to timer interrupt read
Pntr for pulse-length change +1
Skip change decrement
Pntr for pulse length change -1
Set carry for subtraction
From read value \#19, as well as
Subtract elapsed time
Add zero page storage for timing Correction flag and store

| EB61: | A5 | A4 | LDA | * \$ ${ }^{\text {4 }}$ |
| :---: | :---: | :---: | :---: | :---: |
| EB63: | 49 | 01 | EOR | \# \$01 |
| EB65: | 85 | A4 | STA | * \$A4 |
| EB67: | F0 | 2B | BEQ | \$EB94 |
| EB69: | 86 | C5 | STX | * \$C5 |
| EB6B: | A5 | B4 | LDA | * \$B4 |
| EB6D: | F0 | 22 | BEQ | \$EB91 |
| EB6F: | AD | 0 C OA | LDA | \$0A0C |
| EB72: | 29 | 01 | AND | \# \$01 |
| EB74: | D0 | 05 | BNE | \$EB7B |
| EB76: | AD | OD OA | LDA | \$0A0D |
| EB79: | D0 | 16 | BNE | \$EB91 |
| EB7B: | A9 | 00 | LDA | \# \$00 |
| EB7D: | 85 | A4 | STA | * \$A4 |
| EB7F: | 8D | OD OA | STA | \$0A0D |
| EB82: | A5 | A3 | LDA | * \$A3 |
| EB84: | 10 | 30 | BPL | \$EBB6 |
| EB86: | 30 | BF | BMI | \$EB47 |
| EB88: | A2 | A6 | LDX | \# \$A6 |
| EB8A: | 20 | A1 EA | JSR | \$EAA1 |
| EB8D: | A5 | 9B | LDA | * \$9B |
| EB8F: | D0 | B9 | BNE | \$EB4A |
| EB91: | 4 C | 33 FF | JMP | \$FF33 |
| EB94: | A5 | 92 | LDA | * \$92 |
| EB96: | F0 | 07 | BEQ | \$EB9F |
| EB98: | 30 | 03 | BMI | \$EB9D |
| EB9A: | C6 | B0 | DEC | * \$B0 |
| EB9C: | 2 C |  | . Byt | \$2C |
| EB9D: | E6 | B0 | INC | * \$D0 |
| EB9F: | A9 | 00 | LDA | \# \$00 |
| EBA1: | 85 | 92 | STA | * \$92 |
| EBA3: | E4 | C5 | CPX | * \$C5 |
| EBA5: | D0 | OF | BNE | \$EBB6 |
| EBA7: | 8A |  | TXA |  |
| EBA8: | D0 | A0 | BNE | \$EB4A |
| EBAA: | A5 | A9 | LDA | * \$A9 |
| EBAC: | 30 | BD | BMI | \$EB6B |
| EBAE: | C9 | 10 | CMP | \# \$10 |
| EBB0: | 90 | B9 | BCC | \$EB6B |
| EBB2 : | 85 | 96 | STA | * \$96 |

Invert the zero page flag for the Reception of both pulses And store in zero page again
Both pulses received, then skip
Store signal received in z-page
Check if timer $A$ is enabled
No, then terminate interrupt
Get contents of ICR in acc
Was it a timer A interrupt
Yes, then skip
Check if timer A is run down
No, then terminate interrupt
Clear the zero-page flag for
Pulse count (low value)
Set pointer for timer A timeout
Check is byte is completely read
No, then skip
Yes, process correspondingly
Initialization value for timer A
Prepare tape for reading
Zero-page parity byte in acc
Not zero, then parity error
Back to kernal interrupt
Timing correction pointer in acc
Flag cleared, then skip
Smaller then zero, skip dec
Z-page timing constant -1
Skip to \$EB9F
Z-page timing constant +1
Z-page pointer timing constant
Erase correction (low value)
Compare pulse received with previous Not equal, OK \& skip
Check if short pulse received
No, then read error. Skip
Pulse length change pntr in acc
Negative value, then skip
16 short pulses received?
No, then for negative value
Yes, EOB flag received

| EBB4 : | B0 | B5 | BCS | \$EB6B |
| :---: | :---: | :---: | :---: | :---: |
| EBB6: | 8A |  | TXA |  |
| EBB7: | 45 | 9B | EOR | * \$9B |
| EBB9 : | 85 | 9B | STA | * \$9B |
| EBBB: | A5 | B4 | LDA | * \$B4 |
| EBBD: | F0 | D2 | BEQ | \$EB91 |
| EBBF: | C6 | A3 | DEC | * \$A3 |
| EBC1: | 30 | C5 | BMI | \$EB88 |
| EBC3: | 46 | C5 | LSR | * \$C5 |
| EBC5: | 66 | BF | ROR | \# \$BF |
| EBC7: | A2 | DA | LDX | \# \$DA |
| EBC9 : | 20 | A1 EA | JSR | \$EAA1 |
| EBCC: | 4 C | 33 FF | JMP | \$FF33 |
| EBCF : | A5 | 96 | LDA | * \$96 |
| EBD1: | F0 | 04 | BEQ | \$EBD7 |
| EBD3: | A5 | B4 | LDA | * \$B4 |
| EBD5: | F0 | 07 | BEQ | \$EBDE |
| EBD7: | A5 | A3 | LDA | * \$A3 |
| EBD9: | 30 | 03 | BMI | \$EBDE |
| EBDB: | 4 C | 56 EB | JMP | \$EB56 |
| EBDE : | 46 | B1 | LSR | * \$B1 |
| EBE0: | A9 | 93 | LDA | \# \$93 |
| EBE2 : | 38 |  | SEC |  |
| EBE3: | E5 | B1 | SBC | * \$B1 |
| EBE5: | 65 | B0 | ADC | * \$B0 |
| EBE7: | 0A |  | ASL | A |
| EBE8: | AA |  | TAX |  |
| EBE9: | 20 | A1 EA | JSR | \$EAA1 |
| EBEC: | E6 | 9C | INC | * \$9C |
| EBEE: | A5 | B4 | LDA | * \$B4 |
| EBF0: | D0 | 11 | BNE | \$EC03 |
| EBF2 : | A5 | 96 | LDA | * \$96 |
| EBF4: | F0 | 26 | BEQ | \$EC1C |
| EBF6: | 85 | A8 | STA | * \$A8 |
| EBF8 : | A9 | 00 | LDA | \# \$00 |
| EBFA: | 85 | 96 | STA | * \$96 |
| EBFC: | A9 | 81 | LDA | \# \$81 |
| EBFE: | 8D | OD DC | STA | \$DC0D |
| EC01: | 85 | B4 | STA | * \$B4 |
| EC03: | A5 | 96 | LDA | * \$96 |

Unconditional jump
Put received bit in acc
Compare witb tape parity
Store in tape parity again
Check if timer A is enabled
No, then end interrupt
Zero-page storage for bit cntr -1
Parity bit received? Yes, skip
No, then bit read into
Zero-page storage for tape data
Initialization value for timer A
Prepare cassette synchronization
Back to IRQ routine
Check if EOB received
No, skip timer read
Check if timer A enabled
No, skip bit counter test
Check if Z-P bit cntr is negative
Yes, wait for byte header
Process long pulse,no header byte. Halve the elapsed time since the last negativce edge and Subtract this value
From the constant \#147
Add zero-page timing constant
And double this value
To X-reg, init value for timer A
Prepare cassette synchronization
Set Z-P pointer:"byte received"
Check if timer A enabled
Yes, then skip
Check if EOB received
No, to normal $\operatorname{RQ}$ routine
Set z-page display for read error
Clear z-page storage for EOB marker. (low value)
Code value for timer A enable
Enable interrupt for timer A
Set $\mathbf{z}$-page flag, timer A possible
Copy z-page for received EOB

| EC05 : | 85 | B5 | STA | * \$B5 |
| :---: | :---: | :---: | :---: | :---: |
| EC07: | F0 | 09 | BEQ | \$EC12 |
| EC09: | A9 | 00 | LDA | \# \$00 |
| ECOB: | 85 | B4 | STA | * \$B4 |
| ECOD: | A9 | 01 | LDA | \# \$01 |
| ECOF: | 8D | OD DC | STA | \$DC0D |
| EC12: | A5 | BF | LDA | * \$BF |
| EC14: | 85 | BD | STA | * \$BD |
| EC16: | A5 | A8 | LDA | * \$A8 |
| EC18: | 05 | A9 | ORA | * \$A9 |
| EC1A: | 85 | B6 | STA | * \$B6 |
| EC1C: | 4C | 33 FF | JMP | \$FF33 |
| EC1F: | 20 | 5A ED | JSR | \$ED5A |
| EC22: | 85 | 9C | STA | * \$9C |
| EC24: | A2 | DA | LDX | \# \$DA |
| EC26: | 20 | A1 EA | JSR | \$EAA1 |
| EC29: | A5 | BE | LDA | * $\$ \mathrm{BE}$ |
| EC2B: | F0 | 02 | BEQ | \$EC2F |
| EC2D: | 85 | A7 | STA | * \$A7 |
| EC2F: | A9 | OF | LDA | \# \$0F |
| EC31: | 24 | AA | BIT | * \$AA |
| EC33: | 10 | 17 | BPL | \$EC4C |
| EC35: | A5 | B5 | LDA | * \$B5 |
| EC37: | D0 | OC | BNE | \$EC45 |
| EC39: | A6 | BE | LDX | * \$BE |
| EC3B: | CA |  | DEX |  |
| EC3C: | D0 | OB | BNE | \$EC49 |
| EC3E: | A9 | 08 | LDA | \# \$08 |
| EC40: | 20 | 57 F 7 | JSR | \$F757 |
| EC43: | D0 | 04 | BNE | \$EC49 |
| EC45 : | A9 | 00 | LDA | \# \$00 |
| EC47: | 85 | AA | STA | * \$AA |
| EC49: | 4 C | 33 FF | JMP | \$FF33 |
| EC4C: | 70 | 31 | BVS | \$EC7F |
| EC4E: | D0 | 18 | BNE | \$EC68 |
| EC50 : | A5 | B5 | LDA | * \$B5 |
| EC52 : | D0 | F5 | BNE | \$EC49 |
| EC54: | A5 | B6 | LDA | * \$B6 |
| EC56: | D0 | F1 | BNE | \$EC49 |
| EC58: | A5 | A7 | LDA | * \$A7 |

In flag for valid $E O B$
No EOB marker, then skip
Control code for timer A disable
Put in appropriate z-page pointer
Control code, disabling timer A
Interrupts in CIA control register
Z-page shift register, READ in
Z-page storage for read byte
Combine Z-P pointer for read error with pulse change pointer
Place in error code of byte
Back to normal IRQ call
Set bit counter for serial output
Pointer: reset "byte received" Initialization value for timer A
Prepare cassette synchronization
Check if number of remaining blocks is zero. If so, skip
Reset number of blocks to read Mask value for count before read Test pointer, reading from tape If all characters received, end Test if valid EOB received Yes, then skip
Is the number of blocks remaining to be read $=1$ ? No, to normal IRQ call Set bit 3 in A for "long block" Reset system status pointer Uncond. jump normal IRQ rout Z-P pointer, "reading from tape" Set to "scan" (low value) Back to normal IRQ routine Skip for tape read pointer "read" Skip for tape read pointer"count" Check if EOB received Yes, back to normal IRQ routine Test if byte-read error occurred Yes, back to normal IRQ routine Get number of blocks to read yet

| EC5A: | 4A |  | LSR | A |
| :---: | :---: | :---: | :---: | :---: |
| EC5B: | A5 | BD | LDA | * \$BD |
| EC5D : | 30 | 03 | BMI | \$EC62 |
| EC5F: | 90 | 18 | BCC | \$EC79 |
| EC61: | 18 |  | CLC |  |
| EC62: | B0 | 15 | BCS | \$EC79 |
| EC64: | 29 | OF | AND | \# \$0F |
| EC66: | 85 | AA | STA | * \$AA |
| EC68: | C6 | AA | DEC | * \$AA |
| EC6A: | D0 | DD | BNE | \$EC49 |
| EC6C: | A9 | 40 | LDA | \# \$40 |
| EC6E: | 85 | AA | STA | * \$AA |
| EC70: | 20 | 51 ED | JSR | \$ED51 |
| EC73: | A9 | 00 | LDA | \# \$00 |
| EC75: | 85 | $A B$ | STA | * \$AB |
| EC77: | F0 | D0 | BEQ | \$EC49 |
| EC79: | A9 | 80 | LDA | \# \$80 |
| EC7B: | 85 | AA | STA | * \$AA |
| EC7D: | D0 | CA | BNE | \$EC49 |
| EC7F: | A5 | B5 | LDA | * \$B5 |
| EC81: | F0 | OA | BEQ | \$EC8D |
| EC83: | A9 | 04 | LDA | \# \$04 |
| EC85 : | 20 | 57 F 7 | JSR | \$F757 |
| EC88 : | A9 | 00 | LDA | \# \$00 |
| EC8A: | 4 C | OC ED | JMP | \$ED0C |
| EC8D : | 20 | B7 EE | JSR | \$EEB7 |
| EC90: | 90 | 03 | BCC | \$EC95 |
| EC92: | 4 C | OA ED | JMP | \$EDOA |
| EC95: | A6 | A7 | LDX | * \$A7 |
| EC97: | CA |  | DEX |  |
| EC98: | F0 | 2E | BEQ | \$ECC8 |
| EC9A: | A5 | 93 | LDA | * \$93 |
| EC9C: | F0 | OD | BEQ | \$ECAB |
| EC9E: | A0 | 00 | LDY | \# \$00 |
| ECA0 : | 20 | CC F7 | JSR | \$F7CC |
| ECA3 : | C5 | BD | CMP | * \$BD |
| ECA5 : | F0 | 04 | BEQ | \$ECAB |
| ECA7 : | A9 | 01 | LDA | \# \$01 |
| ECA9 : | 85 | B6 | STA | * \$B6 |
| ECAB : | A5 | B6 | LDA | * \$B6 |

And shift bit 0 into carry flag
Get read byte from zero page
If it is a count byte, then skip
More than one block read, skip
Reset carry flag pointer
Skip if only one block read
Mask out upper nibble (bits 4-7)
Store as count value, counter -1
And check if all sync bytes
received .No, to normal IRQ
Setbit 6 in the acc and the z-page
Tape read pointer to: "read"
Copy input/output start address
Clear zero page pointer for read
Checksum (set to low value)
Back to normal IRQ routine
Set bit 7 in acc and the zero page
Tape read pointer to: "end"
Back to normal IRQ routine
Check if EOB marker set
No, then skip
Set bit 2 in A for short block
Reset system status pointer
Code for read pointer to "scan"
Set and jump absolute
Check if end reached
No, then continue as normal
To read end for a block
Is the number of blocks left to
Read $=1$ ?
Yes, pass 2 (correction pass)
Test if verify marker set
No, then skip
Set displacment comparison, \#0
Fetch routine for LSV calls
Compare with byte read
Both equal, then OK and skip
Code for character read error
In zero page tape temp pointer
Test tape temp pointer for error

| ECAD : | F0 | 4C | BEQ | \$ECFB | No error occurred, then skip |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ECAF: | A2 | 3D | LDX | \# \$3D | Check if 31 errors encountered |
| ECB1: | E4 | 9 E | CPX | * \$9E | While reading |
| ECB3: | 90 | 3 F | BCC | \$ECF4 | Yes, then not correctable |
| ECB5: | A6 | 9E | LDX | \$9E | Displ. for add read error in stack |
| ECB7: | A5 | AD | LDA | * \$AD | Get address byte of error low |
| ECB9: | 9D | 0101 | STA | \$0101, X | And store error address on stack |
| ECBC: | A5 | AC | LDA | * \$AC | Get address byte of error high |
| ECBE: | 9D | 0001 | STA | \$0100, x | And store error address on stack. |
| ECC1: | E8 |  | INX |  | Increment error addr-displ. ptr + |
| ECC2: | E8 |  | INX |  | Error number-counter by 2 |
| ECC3: | 86 | 9E | STX | * \$9E | And place in error counter |
| ECC5: | 4 C | FB EC | JMP | \$ECFB | Continue as if no error occurred |
| ECC8: | A6 | 9 F | LDX | * \$9F | Check if all read errors |
| CCA: | E4 | 9E | CPX | * \$9E | Corrected |
| ECCC: | F0 | 37 | BEQ | \$ED05 | Yes, then continue |
| ECCE: | A5 | AC | LDA | * \$AC | Get current addr. byte low value |
| ECD0: | DD | 0001 | CMP | \$0100, x | Compare w/ error addr byte low |
| ECD3: | D0 | 30 | BNE | \$ED05 | Not equal, then skip |
| ECD5: | A5 | AD | LDA | \$AD | Get current addr byte high value |
| ECD7: | DD | 0101 | CMP | \$0101, X | Compare with address byte high |
| ECDA: | D0 | 29 | BNE | \$ED05 | Not equal, then skip |
| ECDC: | E6 | 9 F | INC | * \$9F | Increment the z-page correction |
| ECDE: | E6 | 9 F | INC | * ${ }^{\text {a }}$ F | counter for pass 2 by 2 |
| ECE0 : | A5 | 93 | LDA | * \$93 | Check if verify marker set |
| ECE2 : | F0 | OC | BEQ | \$ECFO | No, then set |
| ECE4: | A0 | 00 | LDY | \# \$00 | Displacement for fetch routine |
| ECE6: | 20 | CC F7 | JSR | \$F7CC | Fetch routien for LSV calls |
| ECE9: | C5 | BD | CMP | * \$BD | Read byte equal memory byte? |
| ECEB: | F0 | 18 | BEQ | \$ED05 | Yes, then skip |
| ECED: | C8 |  | INY |  | Incremern displacement pointer |
| ECEE: | 84 | B6 | STY | * \$B6 | And put in z-page error pointer |
| ECFO: | A5 | B6 | LDA | * \$B6 | Check if error occurred |
| ECF2 : | F0 | 07 | BEQ | \$ECFB | No, then skip |
| ECF4: | A9 | 10 | LDA | \# \$10 | Set bit 4 -read error not corrected |
| ECF6: | 20 | $57 \mathrm{F7}$ | JSR | \$F757 | Reset system status pointer |
| ECF9 9 : | D0 | 0A | BNE | \$ED05 | Unconditional jump |
| ECFB: | A5 | 93 | LDA | \$93 | Check if verify marker set |
| ECFD: | D0 | 06 | BNE | \$ED05 | Yes, then skip |
| ECFF : | A8 |  | TAY |  | Set displacement pointer to \#0 |


| ED00: | A5 | BD | LDA | $\star$ \$BD |
| :--- | :--- | :--- | :--- | :--- |
| ED02: | 20 | BC F7 | JSR | \$F7BC |
| ED05: | 20 | C1 EE | JSR | \$EEC1 |
| ED08: | D0 | 44 |  | BNE |
| ED0A: | A9 | 80 |  | LDA |
| ED |  |  |  |  |

Get byte into acc
STASH rout. for LSV routines
Incr input/output start address
Back to normal IRQ routine
Code for read pointer to "end"
Set tape read pntr according, acc
Disable all system interrupts
Code, value for int. of timer A
Disable in ICR
Reset interrupt pointer
Test if number of blocks remaining to process is zero Yes, then skip
Store new number in zero page Decrement z-page block counter
Block counter $=0$, then skip
Check if error encountered in pass 1. Yes, then skip Number of blocks to process: 0
Back to normal IRQ routine Routine: end tape I/O Copy start addr in load pointer Clear the z-page ptr for chksum Set displacement to zero FETCH routine for LSV operat. Combine memory byte with chksum \& store in chksum pntr Increment input/output start addr Check if end address reached Not end address, then continue Compare the generate checksum With the checksum read Equal, then OK and continue
Set bit 5 (checksum error) Reset system status pointer
Back to normal IRQ routine
*******************************

| ED51: | A5 C2 | LDA |
| :--- | :--- | :--- |
| ED53: | 85 AD | STA |
| ED55: | A5 C 1 | LDA |
| ED57: | 85 AC | STA |
| ED59 $: ~$ | 60 | RTS |

******************************

| ED5A: | A9 | 08 | LDA | \# | \$08 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ED5C: | 85 | A3 | STA | * | \$A3 |
| ED5E: | A9 | 00 | LDA | \# | \$00 |
| ED60: | 85 | A4 | STA | * | \$A4 |
| ED62: | 85 | A8 | STA | * | \$A8 |
| ED64: | 85 | 9B | STA | * | \$9B |
| ED66: | 85 | A9 | STA | * | \$A9 |
| ED68: | 60 |  | RTS |  |  |

*******************************

| ED69: | A5 | BD | LDA | \$BD |
| :---: | :---: | :---: | :---: | :---: |
| ED6B: | 4A |  | LSR | A |
| ED6C: | A9 | 60 | LDA | \# \$60 |
| ED6E: | 90 | 02 | BCC | \$ED72 |
| ED70: | A9 | B0 | LDA | \# \$B0 |
| ED72: | A2 | 00 | LDX | \# \$00 |
| ED74: | 8D | 06 DC | STA | \$DC0 6 |
| ED77: | 8 E | 07 DC | STX | \$DC07 |
| ED7A: | AD | OD DC | LDA | \$DC0D |
| ED7D: | A9 | 19 | LDA | \# \$19 |
| ED7F: | 8D | OF DC | STA | \$DC0F |
| ED82 : | A5 | 01 | LDA | * \$01 |
| ED84: | 49 | 08 | EOR | \# \$08 |
| ED86: | 85 | 01 | STA | * \$01 |
| ED88: | 29 | 08 | AND | \# \$08 |
| ED8A: | 60 |  | RTS |  |

Copy input/output start address
Get input/output
Store high value in z-page \$AD
Get input/output start addr low
Store low value in z-page \$AC Return from subroutine

Set bit counter for serial output
Counter for 8 bits to transfer Initialize in zero page
Set the high byte of the 2 byte Zero page counter to \$00
Clear tape read error flag Initialize parity for tape Initialize tape zero read flag Return from subroutine

Write a bit to tape
Bit to output from z-page to acc
And bit to output (0) in carry
Set time for "0-bit"
Set timer and output
Set time for "1-bit"
Low value for timer high byte
CIA1 timer B low byte -bit time
CIA1 timer B hi-byte low value Clear interrupt flag
Load timer B, "one shot" \& start
CIA control reg. IRQ at timer
Inverse value for output bit
Invert in processor port and
Put back in processor port
Save current signal
Return from subroutine
*******************************

| ED8B: | 38 | SEC |  |  |
| :--- | :--- | :--- | :--- | :--- |
| ED8C: | 66 | B6 | ROR | $\star$ \$B6 |
| ED8E $:$ | 30 | $3 C$ | BMI | $\$ E D C C$ |

*******************************
ED90: A5 A8

ED92: DO 12
ED94: A9 10
ED96: A2 01
ED98: 2074 ED
ED9B: D0 2F
ED9D: E6 A8
ED9F: A5 B6
EDA1: 1029
EDA3: 4C 1B EE
EDA6: A5 A9
EDA8: D0 09
EDAA: 2070 ED
EDAD: DO 1D
EDAF: E6 A9
EDB1: DO 19
EDB3: 2069 ED
EDB6: D0 14
EDB8: A5 A4
EDBA: 4901
EDBC: 85 A4
EDBE: FO OF
EDC0: A5 BD
EDC2: 4901
EDC4: 85 BD
EDC6: 2901
EDC8: 45 9B
EDCA: 85 9B
EDCC: 4C 33 FF
EDCF: 46 BD
EDD1: C6 A3
EDD3: A5 A3

LDA * \$A8
BNE \$EDA6
LDA \# \$10
LDX \# \$01
JSR \$ED74
BNE \$EDCC
INC * \$A8
LDA * \$B6
BPL \$EDCC
JMP \$EE1B
LDA * \$A9
BNE \$EDB3
JSR \$ED70
BNE \$EDCC
INC * \$A9
BNE \$EDCC
JSR \$ED69
BNE \$EDCC
LDA * \$A4
EOR \# \$01
STA * \$A4
BEQ \$EDCF
LDA * $\$ B D$
EOR \# \$01
STA * \$BD
AND \# \$01
EOR * \$9B
STA * \$9B
JMP \$FF33
LSR * \$BD
DEC * \$A3
LDA * \$A3

Set pointer for block written
Set carry for rotation
Negate block written flag Interrupt return

Interrupt routine for tape write
Check if byte pulse written
Yes then skip byte pulse write
Low value for byte freq in acc
High value for byte freq in X
Write "byte" pulse to tape
If first half wave, to normal IRQ
Set pointer for pulse written
Test "block written" pointer
Yes, then back to normal IRQ
Block finished, continue write
Check if longer pulse written
Yes, then skip long pulse
Write long pulse to tape
If first half wave, to normal IRQ
Set pointer for pulse written
Back to normal IRQ routine
Write one bit to tape
If first half wave, to normal IRQ
Invert the zero-page bit pulse
Pointer and
Save it again
If \#0, write both pulses
Invert bit 0 of the zero-page bit Shift storage
And save again
Eliminate current bit \& combine
With parity bit of the byte And store in parity flag Back to normal IRQ routine Shift bit out and decrement the Zero-page bit counter by 1 Is end reached already?

| EDD5: | FO | 3B | BEQ | \$EE12 |
| :---: | :---: | :---: | :---: | :---: |
| EDD7 : | 10 | F3 | BPL | \$EDCC |
| EDD 9 : | 20 | 5A ED | JSR | \$ED5A |
| EDDC : | 58 |  | CLI |  |
| EDDD : | A5 | A5 | IDA | * \$A5 |
| EDDF: | FO | 12 | BEQ | \$EDF3 |
| EDE1: | A2 | 00 | LDX | \# \$00 |
| EDE3: | 86 | C5 | STX | * \$C5 |
| EDE5 : | C6 | A5 | DEC | * \$A5 |
| EDE 7 : | A6 | BE | LDX | * \$BE |
| EDE9: | E0 | 02 | CPX | \# \$02 |
| EDEB : | D0 | 02 | BNE | \$EDEF |
| EDED : | 09 | 80 | ORA | \# \$80 |
| EDEF : | 85 | BD | STA | * \$BD |
| EDF1: | D0 | D9 | BNE | \$EDCC |
| EDF3: | 20 | B7 EE | JSR | \$EEB7 |
| EDF 6 : | 90 | OA | BCC | \$EE02 |
| EDF 8 : | D0 | 91 | BNE | \$ED8B |
| EDFA: | E6 | AD | INC | * \$AD |
| EDFC : | A5 | C5 | LDA | * \$C5 |
| EDFE: | 85 | BD | STA | * \$BD |
| EEOO: | B0 | CA | BCS | \$EDCC |
| EE02 : | A0 | 00 | LDY | \# \$00 |
| EE04: | 20 | CC F7 | JSR | \$F7CC |
| EE07 : | 85 | BD | STA | * \$BD |
| EEO9 : | 45 | C5 | EOR | * \$C5 |
| EEOB : | 85 | C5 | STA | * \$C5 |
| EEOD: | 20 | C1 EE | JSR | \$EEC1 |
| EE10: | D0 | BA | BNE | \$EDCC |
| EE12 : | A5 | 9B | LDA | * \$9B |
| EE14: | 49 | 01 | EOR | \# \$01 |
| EE16: | 85 | BD | STA | * \$BD |
| EE18: | 4 C | 33 FF | JMP | \$FF33 |
| EE1B: | C6 | BE | DEC | * \$BE |
| EE1D: | DO | 03 | BNE | \$EE22 |
| EE1F: | 20 | B0 EE | JSR | \$EEB0 |
| EE22 : | A9 | 50 | LDA | \# \$50 |
| EE24: | 85 | A7 | STA | * \$A7 |
| EE26: | A2 | 08 | LDX | \# \$08 |
| EE28: | 78 |  | SEI |  |


| EE29: | 20 | 9B EE | JSR | \$EE9B |
| :---: | :---: | :---: | :---: | :---: |
| EE2C: | D0 | EA | BNE | \$EE18 |
| ***************************** |  |  |  |  |
| EE2E: | A9 | 78 | LDA | \# \$78 |
| EE30 : | 20 | 72 ED | JSR | \$ED72 |
| EE33: | D0 | E3 | BNE | \$EE18 |
| EE35: | C6 | A7 | DEC | * \$A7 |
| EE37: | D0 | DF | BNE | \$EE18 |
| EE39: | 20 | 5A ED | JSR | \$ED5A |
| EE3C: | C6 | $A B$ | DEC | * \$AB |
| EE3E: | 10 | D8 | BPL | \$EE18 |
| EE40: | A2 | OA | LDX | \# \$0A |
| EE42: | 20 | 9B EE | JSR | \$EE9B |
| EE45: | 58 |  | CLI |  |
| EE46: | E6 | $A B$ | INC | * \$AB |
| EE48 : | A5 | BE | LDA | * \$BE |
| EE4A: | F0 | 49 | BEQ | \$EE95 |
| EE4C: | 20 | 51 ED | JSR | \$ED51 |
| EE4F: | A2 | 09 | LDX | \# \$09 |
| EE51: | 86 | A5 | STX | * \$A5 |
| EE53: | 86 | B6 | STX | * \$B6 |
| EE55: | D0 | 82 | BNE | \$EDD9 |

EE57: 08 PHP
EE58: 78 SEI
EE59: AD 11 D0 LDA \$D011
EE5C: OD 39 OA ORA \$0A39
EE5F: 29 7F AND \# \$7F
EE61: 8D 11 D0 STA \$D011
EE64: 2C 3A OA BIT \$0A3A
EE67: 3016 BMI \$EE7F
EE69: 2C 37 OA BIT \$0A37
EE6C: 1011 BPL \$EE7F
EE6E: AD 38 OA LDA $\$ 0 A 38$
EE71: 8D 15 D0 STA \$D015
EE74: AD 37 OA LDA \$0A37

Set the $\mathbb{R Q}$ vectors
Back to the normal $\operatorname{RQQ}$ routine
Write the header ( $\mathbb{R Q} \# 1$ )
Code for "header pulse" in acc And write header pulse If first half wave, to normal $\operatorname{RQ}$ Decrement header counter by 1 No end, to normal IRQ routine Set bit counter for serial output Dur. of short before \& after data No end, to normal IRQ routine Displacement for IRQ \#2 (write)
Set the $\operatorname{IRQ}$ vector
Enable all system interrupts
Decrement duration of shorts
Check if all blocks written
Yes, then skip
Copy input/output end address
Reset the zero-page counter for the Sync with \#9 and reset the "block written" pointer Unconditional jump

End recorder operation
Save processor status on stack
Disable all system interrupts
Contents of VIC control reg in A
Combine with VDC temp pointer
Turn screen off
And write value in VIC reg
Check IRQ storage
Bit 7 set, then skip
Check clock frequency storage
Bit 7 cleared, then no update
Get status for sprites
And set sprite display register
Get saved clock frequency and

| EE77: | 8D | 30 | DO | STA | \$D030 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EE7A: | A9 | 00 |  | LDA | \# \$00 |
| EE7C : | 8D | 37 | OA | STA | \$0A37 |
| EE7F: | 20 | B0 | EE | JSR | \$EEB0 |
| EE82: | 20 | B8 | E1 | JSR | \$E1B8 |
| EE85: | AD | OA | OA | LDA | \$0A0A |
| EE88: | FO | 09 |  | BEQ | \$EE93 |
| EE8A: | 8D | 15 | 03 | STA | \$0315 |
| EE8D: | AD | 09 | OA | LDA | \$0A09 |
| EE90: | 8D | 14 | 03 | STA | \$0314 |
| EE93 : | 28 |  |  | PLP |  |
| EE94: | 60 |  |  | RTS |  |

******************************
EE95: 2057 EE JSR \$EE57

EE98: 4C 33 FF JMP \$FF33


| EE9B: | BD A0 EE | LDA | $\$ E E A 0, \mathrm{X}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| EE9E: | 8D 14 03 | STA | $\$ 0314$ |  |
| EEA1: | BD A1 EE | LDA | $\$ E E A 1, X$ |  |
| EEA4: | 8D 15 | 03 | STA | $\$ 0315$ |
| EEA7 : | 60 |  | RTS |  |



EEA8: 2E EE (\$EE2E)
EEAA: 90 ED (\$ED90)
EEAC: $65 \mathrm{FA} \quad(\$ F A 65)$
EEAE: EB EA
(\$EAEB)


EEB0: A5 01 LDA $* \$ 01$
EEB2: 0920 ORA \# $\$ 20$
EEB4: 8501 STA * \$01
EEB6: 60
RTS

Set system back to old value
Clear storage for
System clock frequency
Turn cassette motor off
Set timing and CIAs to standard Is interrupt vector to standard?
Yes, then exit
Sys IRQ vector high to standard
Get IRQ address low
Sys IRQ vector low to standard Get processor status back
Return from subroutine
Terminate tape operation
End recorder operation
Back to normal IRQ routine

## Set the IRQ vector

X-indexed IRQ lo-addr f/ table Copy into sys IRQ vector low X-indexed IRQ high addr f/ table Copy into sys IRQ vector high Return from subroutine

Table of IRQ vectors
IRQ \#1: Write to tape (header) IRQ \#2: Write to tape (buffer) Normal IRQ for keyboard read IRQ for reading from tape

Turn recorder motor off
Status of processor port data reg In acc, set bit 5 and
Turn the recorder motor off Return from subroutine


| EEB7: | 38 |  | SEC |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EEB8: | A5 | AC | LDA | * | \$AC |
| EEBA: | E5 | AE | SBC | * | \$AE |
| EEBC: | A5 | $A D$ | LDA | * | \$AD |
| EEBE: | E5 | AF | SBC | * | \$AF |
| EEC0: | 60 |  | RTS |  |  |



| EEC1: | E6 AC | INC | $*$ \$AC |
| :--- | :--- | :--- | :--- | :--- |
| EEC3: | D0 02 | BNE | \$EEC7 |
| EEC5: | E6 AD | INC | $\star$ \$AD |

EEC7: 60
RTS

| EEC8: | 08 | PHP |  |
| :--- | :--- | :--- | :--- |
| EEC9: | 68 | PLA |  |
| EECA: | 29 EF | AND | \# $\$$ EF |
| EECC : | 48 | PHA |  |
| EECD : | 4 C 17 FF | JMP |  |

******************************

EED0: A5 01
EED2: 29 10
EED4: F0 OA
EED6: A0 00
EED8: 84 C0
EEDA: A5 01
EEDC: 0920
EEDE: D0 08
EEE0: A5 C0
EEE2: D0 06
EEE4: A5 01

LDA * \$01
AND \# \$10
BEQ \$EEE0
LDY \# \$00
STY * \$CO
LDA * \$01
ORA \# \$20
BNE \$EEE8
LDA * \$C0
BNE \$EEEA
LDA * \$01

Check if end address reached If end address > start addr. $\mathrm{C}=0$

Set carry for subtraction
Low of I/O start address in acc Subtract low of I/O end address High of I/O start address in acc Subtract high of I/O end address Return from subroutine

Incr. input/output start address
Low value of I/O start addr.+ 1
No overflow in low value, exit
High value of I/O address + 1
Return from subroutine
Clear break flag in processor status

Put processor status on stack
And copy back into acc
Clear break flag
And put status back on stack Jump to kernal IRQ routine

Check cassette recorder keys (IRQ)

Get processor port data register And test if key pressed No key pressed, then exit Indicator for cassette recorder Reset OFF in zero-page tape flag Get processor port data register And set bit for motor off Unconditional jump Check z-page tape flag for motor If motor on, then skip Get processor port data register

| EEE6: | 29 | DF | AND | \# \$DF |
| :--- | :--- | :--- | :--- | :--- |
| EEE8: | 85 | 01 | STA | $\star \$ 01$ |
| EEEA: | 60 |  | RTS |  |

******************************

EEEB: A5 99
EEED: DO OA
EEEF: A5 D0
EEF1: 05 D1
EEF3: F0 OF
EEF5: 78
EEF6: 4C 06 C0 JMP \$C006
******************************

| EEF9: | C9 02 | CMP | $\# \$ 02$ |
| :--- | :--- | :--- | :--- |
| device |  |  |  |
| EEFB: | D0 18 | BNE | \$EF15 |
| EEFD: | 84 | 97 | STY |
| EEFF: | 20 | CE E7 |  |
| EF02: | A4 97 | JSR | SE7CE |
| EF04: | 18 | LDY | $\star \$ 97$ |
| EF05: | 60 | CLC |  |


| EF06: | A5 | 99 |  | LDA | * \$99 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EF08: | D0 | OB |  | BNE | \$EF15 |
| EFOA: | A5 | EC |  | LDA | * \$EC |
| EFOC: | 85 | E9 |  | STA | * \$E9 |
| EF0E: | A5 | EB |  | LDA | * \$EB |
| EF10: | 85 | E8 |  | STA | * \$E8 |
| EF12: | 4C | 09 | C0 | JMP | \$C009 |
| EF15: | C9 | 03 |  | CMP | \# \$03 |
| EF17: | D0 | 09 |  | BNE | \$EF22 |
| EF19: | 85 | D6 |  | STA | * \$D6 |
| EF1B: | A5 | E7 |  | LDA | * \$E7 |

And clear bit for motor on
Write back into processor port Return from subroutine

Kernal routine: GETIN Read a character

Load acc with current input dev. Not keyboard, then continue Num. of char in keyboard buffer Combine with function key pntr No char there, then "OK" exit Disable all system interrupts Get char from keyboard buffer

GETIN evaluation not RS-232
Check if RS-232 is the input
Not RS-232, to BASIN routine
Store current contents of Y-reg GETIN routine of RS-232
Get old contents of Y-reg back Set marker for everything OK Return from subroutine

Kernal routine: BASIN Read character

Load acc with current input dev. Not keyboard, then continue Get current cursor column in acc In z-page start of input column Get current cursor line in acc In zero page start of input line Get character from screen Check if input device is screen Not screen, then continue In zero-page pointer for input/get Load right window-border in acc

| EF1D: | 85 | EA |  | STA | * \$EA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EF1F: | 4 C | 09 | C0 | JMP | \$C009 |
| EF22: | B0 | 38 |  | BCS | \$EF5C |
| EF24: | C9 | 02 |  | CMP | \# \$02 |
| EF26: | F0 | 3F |  | BEQ | \$EF67 |
| EF28: | 86 | 97 |  | STX | * \$97 |
| EF2A: | 20 | 48 | EF | JSR | \$EF48 |
| EF2D: | B0 | 16 |  | BCS | \$EF45 |
| EF2F: | 48 |  |  | PHA |  |
| EF30: | 20 | 48 | EF | JSR | \$EF48 |
| EF33: | B0 | OD |  | BCS | \$EF42 |
| EF35: | D0 | 05 |  | BNE | \$EF3C |
| EF37: | A9 | 40 |  | LDA | \# \$40 |
| EF39: | 20 | 57 | F7 | JSR | \$F757 |
| EF3C: | C6 | A6 |  | DEC | * \$A6 |
| EF3E: | A6 | 97 |  | LDX | * \$97 |
| EF40: | 68 |  |  | PLA |  |
| EF41: | 60 |  |  | RTS |  |


| EF42: | AA | TAX |  |
| :--- | :--- | :--- | :--- |
| EF43: | 68 | PLA |  |
| EF44: | $8 A$ | TXA |  |
| EF45: | A6 97 | LDX | $* \$ 97$ |
| EF47: 60 | RTS |  |  |

******************************


In zero page for end of input line Get character from screen
Dev>3, read char from serial bus Input device 2 (RS-232) set?
Yes, then get char from RS-232
Save current contents of X-reg
Read a character from cassette Exit from routine: Read cassette Save acc contents on stack
Read a character from cassette
Error occurred, then skip
Last character read from tape?
Put EOF marker in acc And set STATUS accordingly Decrement tape buffer pointer Get X-reg contents back Get acc contents back from stack Return from subroutine

Error occurred reading from tape
Put error number in X-reg Get character
Put error number in acc
Restore x-reg contents
Return from subroutine
Read a character from cassette
Increment tape buffer pointer
Still chars in buffer, then read
Read next block from cassette
STOP key pressed, then stop
Load acc with $\$ 00$ \& in z-page
Storage for cassette buffer pntr
Get next character
Read a character from the buffer
Set indicator for "OK"
Return from subroutine
*******************************

| EF5C: | A5 90 | LDA | $* \$ 90$ |
| :--- | :--- | :--- | :--- |
| EF5E: | DO 03 | BNE | $\$ E F 63$ |
| EF60: | 4C 3E E4 | JMP | $\$ E 43 E$ |
|  |  |  |  |
| EF63: | A9 0D | LDA | $\# \$ 0 D$ |
| EF65: | 18 | CLC |  |
| EF66: | 60 | RTS |  |

*******************************

| EF67: | 20 | FD | EE | JSR | \$EEFD |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EF6A: | B0 | F9 |  | BCS | \$EF65 |
| EF6C: | C9 | 00 |  | CMP | \# \$00 |
| EF6E: | D0 | F6 |  | BNE | \$EF66 |
| EF70: | AD | 14 | OA | LDA | \$0A14 |
| EF73: | 29 | 60 |  | AND | \# \$60 |
| EF75: | D0 | EC |  | BNE | \$EF63 |
| EF77 : | F0 | EE |  | BEQ | \$EF67 |

*******************************

| EF79: | 48 |  | PHA |  |
| :---: | :---: | :---: | :---: | :---: |
| EF7A: | A5 | 9A | LDA | * \$9A |
| EF7C: | C9 | 03 | CMP | \# \$03 |
| EF7E: | D0 | 04 | BNE | \$EF84 |
| EF80: | 68 |  | PLA |  |
| EF81: | 4C | OC C0 | JMP | \$C00C |


| EF84: | 90 | 04 | BCC |
| :--- | :--- | :--- | :--- |
| EFE8A |  |  |  |
| EF86: | 68 | PLA |  |
| EF87: | 4C 03 E5 | JMP | $\$ E 503$ |
| EF8A: | 4A | LSR | A |
| EF8B: | 68 | PLA |  |
| EF8C: 85 | $9 E$ | STA | $* \$ 9 E$ |
| EF8E: | $8 A$ | TXA |  |

Get character from serial bus
Load system status in acc
Status not OK, then exit
Kernal ACPTR: get byte from serial bus
Load code for <CR> in acc Set indicator for OK Return from subroutine

Get character from RS-232
Read a byte from RS-232
Error occurred, then exit
Was character read a zero-byte?
No, then OK exit
Load RS-232 status in acc
Data set ready (DSR) missing?
Yes, then return <CR> code
No, then new read attempt
Kernal routine: BSOUT (character out)

Store character to output
Get curent output device
Is it the screen (3)?
No, then skip screen output Get character to output In routine: Char output screen

BSOUT output not to screen
Output to RS-232 / Datassette Get character
BSOUT output to serial (DA>3) Test if RS-232 or datasette Get character to output And store in zero page Save current contents of X-reg

| EF8F: | 48 |  | PHA |  |
| :---: | :---: | :---: | :---: | :---: |
| EF90: | 98 |  | TYA |  |
| EF91: | 48 |  | PHA |  |
| EF92: | 90 | 23 | BCC | \$EFB7 |
| EF94: | 20 | BE E9 | JSR | \$E9BE |
| EF97: | D0 | OE | BNE | \$EFA7 |
| EF99: | 20 | 15 EA | JSR | \$EA15 |
| EF9C: | B0 | OE | BCS | \$EFAC |
| EF9E: | A9 | 02 | LDA | \# \$02 |
| EFA0: | A0 | 00 | LDY | \# \$00 |
| EFA2 : | 91 | B2 | STA | (\$B2), Y |
| EFA4: | C8 |  | INY |  |
| EFA5: | 84 | A6 | STY | * \$A6 |
| EFA7: | A5 | 9E | LDA | * \$9E |
| EFA9 : | 91 | B2 | STA | (\$B2), Y |
| EFAB : | 18 |  | CLC |  |
| EFAC: | 68 |  | PLA |  |
| EFAD: | A8 |  | TAY |  |
| EFAE: | 68 |  | PLA |  |
| EFAF: | AA |  | TAX |  |
| EFB0: | A5 | 9E | LDA | * \$9E |
| EFB2: | 90 | 02 | BCC | \$EFB6 |
| EFB4: | A9 | 00 | LDA | \# \$00 |
| EFB6: | 60 |  | RTS |  |

******************************

EFB7: 20 5F E7 JSR \$E75F
EFBA: $4 C A B E F$ JMP \$EFAB

EFBD: A6 B8
LDX

* \$B8

EFBF: 20 02 F2 JSR \$F202
EFC2: F0 2F BEQ \$EFF3
EFC4: A6 98 LDX * $\$ 98$
EFC6: E0 0A
EFC8: B0 26
EFCA: E6 98

CPX \# \$0A
BCS \$EFF0
INC * \$98

On stack via acc
Save current contents of Y-reg
On stack via acc
Jump to the RS-232 output
Increment tape buffer pointer
Buffer not full, char in buffer
Write buffer to tape
If STOP key pressed, stop
Set control byte for data block
Set displacement to tape buffer
And write control byte to buffer
Increment the displacement to
the tape buffer and store in Z-P
Character to output from Z-P
Write in output buffer
Set indicator for OK
Restore old values from stack
Restore Y-reg contents
Restore
X-reg contents
Get character to output
Everything OK, then return
Flag for "STOP" key pressed
Return from subroutine
Output RS-232 character
Write character in RS-232 buffer
Clean up stack and return
Kernal routine: OPEN
Open a logical file
Get logical file number in X-reg
Find LFN in LFN table
Found, then output error
Get number of open files
Max of 10 open are possible
More than 10 open, then error
Number of open files +1

| EFCC: | A5 | B8 | LDA | * \$B8 | Get logical file number in acc |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EFCE: | 9D | 6203 | STA | \$0362, X | Enter LFN in LFN table |
| EFD1: | A5 | B9 | LDA | * \$B9 | Get secondary address in acc |
| EFD3: | 09 | 60 | ORA | \# \$60 | Set Print, Input, Get in SA |
| EFD5: | 85 | B9 | STA | * \$B9 | And store in SA mem again |
| EFD7: | 9D | 7603 | STA | \$0376, X | Enter SA in SA table |
| EFDA: | A5 | BA | LDA | * \$BA | Load device address in acc |
| EFDC: | 9D | 6C 03 | STA | \$036C, X | GA in GA-Table |
| EFDF: | F0 | OD | BEQ | \$EFEE | Was it the keyboard (0), skip |
| EFE1: | C9 | 02 | CMP | \# \$02 | Check if RS-232 selected as dev |
| EFE3: | F0 | 5B | BEQ | \$F040 | Yes, then skip to RS-232 |
| EFE5: | 90 | OF | BCC | \$EFF6 | Less than 2, it is tape OPEN |
| EFE7: | C9 | 03 | CMP | \# \$03 | Check if screen selected as dev |
| EFE9: | F0 | 03 | BEQ | \$EFEE | Yes, then skip |
| EFEB: | 20 | CB FO | JSR | \$F0CB | Open file on serial bus |
| EFEE: | 18 |  | CLC |  | Set marker for everything OK |
| EFEF: | 60 |  | RTS |  | Return from subroutine |


|  |  |  |  |  | pen routine for tape operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EFF0: | 4C 7C | F6 | JMP | \$F67C | I/O error \#1 (Too many files) |
| EFF3: | 4C 7F | F6 | JMP | \$F67F | I/O error \#2 (File open) |
| EFF6: | 2080 | E9 | JSR | \$E980 | Get tape buffer start address |
| EFF9: | B0 03 |  | BCS | \$EFFE | Carry set, then valid address |
| EFFB: | 4 C 94 | F6 | JMP | \$F694 | I/O error \#9 (Illegal device num) |
| EFFE: | A5 B9 |  | LDA | * \$B9 | Get secondary address in acc |
| F000: | 29 0F |  | AND | \# \$0F | Mask out upper nibble (4-7) |
| F002: | D0 1F |  | BNE | \$F023 | Not zero, wait for record \& play |
| F004: | 20 C 8 | E9 | JSR | \$E9C8 | Wait for key on datasette |
| F007: | B0 36 |  | BCS | \$F03F | Invaid, then carry = 1, RTS |
| F009: | 20 0F | F5 | JSR | \$F50F | Message "SEARCHING FOR" |
| F00C: | A5 B7 |  | LDA | * \$B7 | Length of filename in acc |
| F00E: | F0 0A |  | BEQ | \$F01A | No filename present, then skip |
| F010: | 20 9A | E9 | JSR | \$E99A | Find corresponding tape header |
| F013: | 9018 |  | BCC | \$F02D | Not found, then continue |
| F015: | F0 28 |  | BEQ | \$F03F | Return with carry set |
| F017: | 4C 85 | F6 | JMP | \$F685 | I/O error \#4 (File not found) |
| F01A: | 20 DO | E8 | JSR | \$E8D0 | Find next header on cassette |
| F01D: | 90 OE |  | BCC | \$F02D | If found then continue |
| F01F: | F0 1E |  | BEQ | \$F03F | Return w/ carry on because EOT |
| F021: | B0 F4 |  | BCS | \$F017 | Cont search because a PRG file |
| F023: | 20 E9 | E9 | JSR | \$E9E9 | Wait for record \& play buttons |
| F026: | B0 17 |  | BCS | \$F03F | STOP key pressed, then stop |
| F028: | A9 04 |  | LDA | \# \$04 | Control code-data header in acc |
| F02A: | 2019 | E9 | JSR | \$E919 | Write tape header to cassette |
| F02D: | A9 BF |  | LDA | \# \$BF | Pointer to end of tape buffer in A |
| F02F: | A4 B9 |  | LDY | * \$B9 | Get secondary address in Y-reg |
| F031: | C0 60 |  | CPY | \# \$60 | SA code for print, input, or get? |
| F033: | F0 07 |  | BEQ | \$F03C | Yes, then set pointer and RTS |
| F035: | A0 00 |  | LDY | \# \$00 | Set displacement for tape buffer |
| F037: | A9 02 |  | LDA | \# \$02 | Control byte for data block |
| F039: | 91 B2 |  | STA | (\$B2), Y | Write into cassette buffer |
| F03B: | 98 |  | TYA |  | Copy displacement from Y to A |
| F03C: | 85 A6 |  | STA | * \$A6 | And set zero page tape buffer |
| F03E: | 18 |  | CLC |  | Set indicator for OK |
| F03F: | 60 |  | RTS |  | Return from subroutine |

******************************

| F040: | 20 | B0 | F0 | JSR | \$F0B0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F043: | 8 C | 14 | OA | STY | \$0A14 |
| F046: | C4 | B7 |  | CPY | * \$B7 |
| F048: | F0 | OB |  | BEQ | \$F055 |
| F04A: | 20 | AE | F7 | JSR | \$F7AE |
| F04D: | 99 | 10 | OA | STA | \$0A10, Y |
| F050: | C8 |  |  | INY |  |
| F051: | C0 | 04 |  | CPY | \# \$04 |
| F053: | D0 | F1 |  | BNE | \$F046 |
| F055: | 20 | 8E | E6 | JSR | \$E68E |
| F058: | 8 E | 15 | OA | STX | \$0A15 |
| F05B: | AD | 10 | OA | LDA | \$0A10 |
| F05E: | 29 | OF |  | AND | \# \$0F |
| F060: | F0 | 1C |  | BEQ | \$F07E |
| F062: | 0A |  |  | ASL | A |
| F063: | AA |  |  | TAX |  |
| F064: | AD | 03 | 0A | LDA | \$0A03 |
| F067: | D0 | 09 |  | BNE | \$F072 |
| F069: | BC | 4 F | E8 | LDY | \$E84F, X |
| F06C: | BD | 4E | E8 | LDA | \$E84E, X |
| F06F: | 4C | 78 | F0 | JMP | \$F078 |
| F072: | BC | 63 | E8 | LDY | \$E863,X |
| F075: | BD | 62 | E8 | LDA | \$E862, X |
| F078: | 8 C | 13 | 0A | STY | \$0A13 |
| F07B: | 8D | 12 | OA | STA | \$0A12 |
| F07E: | AD | 12 | OA | LDA | \$0A12 |
| F081: | OA |  |  | ASL | A |
| F082: | AA |  |  | TAX |  |
| F083: | AD | 13 | OA | LDA | \$0A13 |
| F086: | 2A |  |  | ROL | A |
| F087: | A8 |  |  | TAY |  |
| F088: | 8A |  |  | TXA |  |
| F089: | 69 | C8 |  | ADC | \# \$C8 |
| F08B: | 8D | 16 | OA | STA | \$0A16 |

## RS-232 Open

## Reset CIAs

Clear Z-P RS-232 status byte
Compare with lengh of filename Equal zero, calculate data bits
Get 1 byte for RS-232 register Init. RS-232 control register, Command register, and the User baud rate
Loop until 4 values transferred Calculate number of data bits Storage number of bits to send Load RS-232 control register Isolate bits for baud rate
Determine code value - baud rate
Multiply by 2 for table displace
Copy to X-reg for index
Get PAL/NTSC pointer
Not NTSC version, then skip
Timer constant RS-232 b-rate NTSC Hi
Timer constant RS-232 b-rate NTSC Lo
Skip to save baud rate
Timer constant RS-232 b-rate PAL Hi
Timer constant RS-232 b-rate PAL Lo
Store high value of baud rate
Store low value of baud rate
Get low value baud rate
And multiply by 2
Store value in X-reg
Get high value of baudrate
And multiply by 2
Store value in Y-reg
Low val code determine in acc
Add decimal 200
Store timer val transmit baud rate

| F08E: | 98 |  | TYA |  |
| :--- | :--- | :--- | :--- | :--- |
| F08F: | 69 | 00 |  | ADC | \# \$00



| FOB0: | A9 | 7F |  | LDA | \# \$7F |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FOB2 : | 8D | OD | DD | STA | \$DD0D |
| F0B5: | A9 | 06 |  | LDA | \# \$06 |
| F0B7 : | 8D | 03 | DD | STA | \$DD03 |
| FOBA: | 8D | 01 | DD | STA | \$DD01 |
| FOBD : | A9 | 04 |  | LDA | \# \$04 |
| FOBF : | OD | 00 | DD | ORA | \$DD00 |
| FOC2 : | 8D | 00 | DD | STA | \$DD00 |
| F0C5: | A0 | 00 |  | LDY | \# \$00 |
| F0C7 : | 8 C | OF | OA | STY | \$OAOF |
| FOCA: | 60 |  |  | RTS |  |



| FOCB : | A5 B9 | LDA | $\star$ \$B9 |
| :--- | :--- | :--- | :--- |
| FOCD : | 30 | 04 | BMI |
| FOCF : | A4 4 B7 | LDY |  |
| FOD1 : | D0 02 | BNE | \$B7 |
| FOD3: | 18 |  | CLC |
| FOD4 : | 60 |  | RTS |

High val code determine in acc Add decimal 000
Store timer value - transmit rate Get RS-232 command register
Check for 3-line handshake Yes, then skip DSR test Check if DATA SET READY
(DSR) signal missing No, then skip Set status for DSR Set start of RS-232 input buffer equal to end of input buffer Set start of RS-232 out. buffer equal to end of output buffer Return from subroutine

Reset CIAs to RS-232
Value for "clr interrupts" in acc Reset IRQs
Set bits 1 and 2 to output
Data direction register port B
Port register port B
Set bit 2 of data port A (CIA 2)
For the RS-232 data output
(TXD Signal)
Load Y with $\$ 00$ and clear the RS-232 NMI flag
Return from subroutine
Open file on serial bus
Load secondary address in acc If bit 7 set for "CLOSE", exit Get length of filename Not zero, then continue Clear carry for OK indicator Return from subroutine

| FOD5: | A9 | 00 |  | LDA | \# \$00 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F0D7: | 85 | 90 |  | STA | * \$90 |
| FOD9: | A5 | BA |  | LDA | * \$BA |
| FODB: | 20 | 3E | E3 | JSR | \$E33E |
| FODE: | 24 | 90 |  | BIT | * \$90 |
| FOE0: | 30 | OB |  | BMI | \$F0ED |
| F0E2: | A5 | B9 |  | LDA | * \$B9 |
| F0E4: | 09 | F0 |  | ORA | \# \$F0 |
| F0E6: | 20 | D2 | E4 | JSR | \$E4D2 |
| FOE9: | A5 | 90 |  | LDA | * \$90 |
| FOEB: | 10 | 05 |  | BPL | \$F0F2 |
| FOED: | 68 |  |  | PLA |  |
| FOEE: | 68 |  |  | PLA |  |
| FOEF: | 4 C | 88 | F6 | JMP | \$F688 |
| F0F2: | A5 | B7 |  | LDA | * \$B7 |
| F0F4: | F0 | OD |  | BEQ | \$F103 |
| F0F6: | A0 | 00 |  | LDY | \# \$00 |
| F0F8: | 20 | AE | F7 | JSR | \$F7AE |
| F0FB: | 20 | 03 | E5 | JSR | \$E503 |
| FOFE: | C8 |  |  | INY |  |
| FOFF: | C4 | B7 |  | CPY | * \$B7 |
| F101: | D0 | F5 |  | BNE | \$F0F8 |
| F103: | 4 C | B0 | F5 | JMP | \$F5B0 |



| F106: | 20 | 02 | F2 | JSR |
| :--- | :--- | :--- | :--- | :--- |
| F109: | D0 | $3 E$ | BNE | $\$ F 149$ |
| F10B: | 20 | 12 | F2 | JSR |
| F10E: | F0 13 |  | BEQ | $\$ F 123$ |
| F110: | C9 03 | CMP | $\# \$ 03$ |  |
| F112: | F0 0 F | BEQ | $\$ F 123$ |  |
| F114: | B0 11 | BCS | $\$ F 127$ |  |
| F116: | C9 02 | CMP | $\# \$ 02$ |  |
| F118: | D0 03 | BNE | $\$ F 11 D$ |  |
| F11A: | 4C 95 | E7 | JMP | $\$ E 795$ |
| F11D: | A6 B9 | LDX | $* \$ B 9$ |  |

Send filename on serial bus
Set the status byte to the Marker \$00 (= everything OK)
Load device address in acc Wait for end of RS-232 transfer Test STATUS for set EOF bit If EOF, then output error Load secondary address in acc Set control nibble in SA Rout. SECND: SA for LISTEN
Load system STATUS in acc If OK, continue as normal Remove RTS address from stack Remove RTS address from stack I/O error \#5 (Device not present) Get length of filename No name given, then skip Displ. to first char of filename Read 1 character of filename Krnal CIOUT: byte to serial bus Increment displacement pointer
Displacement = filename length?
No, then continue to output
UNLSN on serial bus and RTS
Kernal routine: CHKIN
Set input channel
Search for LFN in LFN table I/O error \#3 (File not found) Reset LFN,DA,SA
DA $=0$, then set standard Is it the DA 3 (= screen )?
Yes, then set screen for standard
Greater than 3, then serial eval.
Check if RS-232 selected
No, then it was the datasette To RS-233 input
Get secondary address in X-reg

| F11F: | E0 60 | CPX | \# $\$ 60$ |
| :--- | :--- | :--- | :--- |
| F121: | D0 20 | BNE | $\$ F 143$ |
| F123: | 8599 | STA | $* \$ 99$ |
| F125: | 18 | CLC |  |
| F126: | 60 | RTS |  |



| F127: | AA |  |  | TAX |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F128: | 20 | 3B | E3 | JSR | \$E33B |
| F12B: | 24 | 90 |  | BIT | * \$90 |
| F12D: | 30 | 11 |  | BMI | \$F140 |
| F12F: | A5 | B9 |  | LDA | * \$B9 |
| F131: | 10 | 05 |  | BPL | \$F138 |
| F133: | 20 | E9 | E4 | JSR | \$E4E9 |
| F136: | 10 | 03 |  | BPL | \$F13B |
| F138: | 20 | E0 | E4 | JSR | \$E4E0 |
| F13B: | 8A |  |  | TXA |  |
| F13C: | 24 | 90 |  | BIT | * \$90 |
| F13E: | 10 | E3 |  | BPL | \$F123 |
| F140: | 4 C | 88 | F6 | JMP | \$F688 |
| F143: | 4 C | 8B | F6 | JMP | \$F68B |
| F146: | 4 C | 8E | F6 | JMP | \$F68E |
| F149: | 4 C | 82 | F6 | JMP | \$F682 |



| F14C: | 20 | 02 | F2 | JSR | \$F202 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F14F: | D0 | F8 |  | BNE | \$F149 |
| F151: | 20 | 12 | F2 | JSR | \$F212 |
| F154: | F0 | F0 |  | BEQ | \$F146 |
| F156: | C9 | 03 |  | CMP | \# \$03 |
| F158: | FO | OF |  | BEQ | \$F169 |
| F15A: | B0 | 11 |  | BCS | \$F16D |
| F15C: | C9 | 02 |  | CMP | \# \$02 |
| F15E: | D0 | 03 |  | BNE | \$F163 |
| F160: | 4 C | 29 | E7 | JMP | \$E729 |
| F163: | A6 | B9 |  | LDX | * \$B9 |
| F165: | E0 | 60 |  | CPX | \# \$60 |

Is the secondary address $=0$ ?
I/O error \#6 (Not input file)
In Z-P for standard input device
Set indicator for OK
Return from subroutine
Evaluation for CHKIN on serial
Store device address in X Rout. TALK: cmd to serial bus Test STATUS for set EOF bit Bit 7 set = "Device not present" Load secondary address in acc Send secondary addr. for TALK Wait for clock signal
Skip output of TALK sec. addr.
Routine TKSA: sec addr for talk
Get device addr. back from acc Test STATUS for set EOF bit Everthing OK, set input device I/O error \#5 (Device not present) I/O error \#6 (Not input file) I/O error \#7 (Not output file) I/O error \#3 (File not open)

Kernal routine: CKOUT Set output channel

Search for LFN in LFN table
I/O Eerror \#3 (File not open)
Reset LFN, DA, SA
I/O error \#7 (Not output file)
Compare with DAA 3 (= screen)
Yes, then set as standard output
DA $>3$, then serial evaluation
Check if RS-232 selected
No, then skip
To RS-232 output
Get secondary address in X-reg
Is the secondary address $=0$ ?

| F167: | F0 DD | BEQ | $\$ F 146$ |
| :--- | :--- | :--- | :--- |
| F169: | $859 A$ | STA | $\star \$ 9 A$ |
| F16B: | 18 | CLC |  |
| F16C: | 60 | RTS |  |



| F16D: | AA |  | TAX |  |
| :---: | :---: | :---: | :---: | :---: |
| F16E: | 20 | 3E E3 | JSR | \$E33E |
| F171: | 24 | 90 | BIT | * \$90 |
| F173: | 30 | $C B$ | BMI | \$F140 |
| F175: | A5 | B9 | LDA | * \$B9 |
| F177: | 10 | 05 | BPL | \$F17E |
| F179: | 20 | D7 E4 | JSR | \$E4D7 |
| F17C: | D0 | 03 | BNE | \$F181 |
| F17E: | 20 | D2 E4 | JSR | \$E4D2 |
| F181: | 8A |  | TXA |  |
| F182: | 24 | 90 | BIT | * \$90 |
| F184: | 10 | E3 | BPL | \$F169 |
| F186: | 30 | B8 | BMI | \$F140 |

******************************

| F188: | 66 | 92 | ROR | * \$92 |
| :---: | :---: | :---: | :---: | :---: |
| F18A: | 20 | 07 F 2 | JSR | \$F207 |
| F18D: | DO | DC | BNE | \$F16B |
| F18F: | 20 | 12 F 2 | JSR | \$F212 |
| F192: | 8A |  | TXA |  |
| F193: | 48 |  | PHA |  |
| F194: | A5 | BA | LDA | * \$BA |
| F196: | F0 | 4C | BEQ | \$F1E4 |
| F198: | C9 | 03 | CMP | \# \$03 |
| F19A: | F0 | 48 | BEQ | \$F1E4 |
| F19C: | B0 | 31 | BCS | \$F1CF |
| F19E: | C9 | 02 | CMP | \# \$02 |
| F1A0: | D0 | 07 | BNE | \$F1A9 |
| F1A2: | 68 |  | PLA |  |
| F1A3: | 20 | E5 F1 | JSR | \$F1E5 |
| F1A6: | 4 C | B0 F0 | JMP | \$F0B0 |

I/O error \#7 (Not output file) In Z-P for standard out device Set indicator for OK Return from subroutine

Evaluation for CKOUT on serial
Dev addr. for LISTN in X-reg Rout LISTN: cmd to serial Test STATUS for set EOF bit I/O error \#5 (Device not present)
Load secondary address in acc OPEN/CLOSE bit clr, then skip Reset ATN signal
Skip output of listen sec. addr Rout SECND: sec. addr for listn
Device address back in acc
Test status for set EOF bit Everything OK, then RTS I/O error \#5 (Device not present)

Rotate carry as marker, Z-P flag Search for LFN in LFN table Not found, then OK return LFN,DA,SA renew corr. tables
Table displacement pointer Save on stack
Load device address in acc Addressed device the keyboard? Check if device addressed was Screen (3)Yes, then skip Was it a device on the serial bus?
Was it the RS-232?
No, then close on cassette
Get the displacement to the table
Delete file entry from table Reset CIAs and RTS
*******************************

| F1A9: | A5 | B9 |  | LDA |  | \$B9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F1AB: | 29 | OF |  | AND |  | \$0F |
| F1AD | F0 | 35 |  | BEQ |  | F1E4 |
| F1AF: | 20 | 80 | E9 | JSR |  | E980 |
| F1B2: | A9 | 00 |  | LDA |  | \$00 |
| F1B4: | 38 |  |  | SEC |  |  |
| F1B5: | 20 | 8C | EF | JSR |  | EF8C |
| F1B8: | 20 | 15 | EA | JSR |  | EA15 |
| F1BB: | 90 | 04 |  | BCC |  | F1C1 |
| F1BD: | 68 |  |  | PLA |  |  |
| F1BE: | A9 | 00 |  | LDA |  | \$00 |
| F1C0: | 60 |  |  | RI |  |  |

*******************************

| F1C1: | A5 | B9 |  | LDA |
| :--- | :--- | :--- | :--- | :--- |${ }^{*}$ \$B9


| F1E5: AA | TAX |  |
| :--- | :--- | :--- |
| F1E6: C6 98 | DEC | $\$ 98$ |

Close a tape file
Load secondary address in acc
Mask out upper nibble (4-7)
Delete file entry from table
Get tape buffer address \& check
Set marker for close and
Set control marker carry
Write character in buffer
Write buffer to tape
All OK, continue with tape close
Get character output back
Replace with CHR\$(0)
Return from subroutine
Delete file entry
Load secondary address in acc
Lower nibble of the $\mathrm{SA}=2$ ?
Delete file entry from table
Set control byte for EOT header
Write data block to tape
Delete file entry from table
Check tape time constant
Less than 128, then send close
Load device address into acc
Was it a disk drive (8-15)
No, then skip disk close
Load secondary address into acc
Mask out upper nibble (bits 4-7)
Was cmd channel (15) opened then delete file entry from table
Send CLOSE cmd to device
Delete file entry from table
Get displacement to table
Copy displacement from A to X Number of open files-1

| F1E8: | E4 | 98 |  | CPX | * \$98 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F1EA: | F0 | 14 |  | BEQ | \$F200 |
| F1EC: | A4 | 98 |  | LDY | * \$98 |
| F1EE: | B9 | 62 | 03 | LDA | \$0362,Y |
| F1F1: | 9D | 62 | 03 | STA | \$0362, X |
| F1F4: | B9 | 6C | 03 | LDA | \$036C, Y |
| F1F7: | 9D | 6C | 03 | STA | \$036C, X |
| F1FA: | B9 | 76 | 03 | LDA | \$0376, Y |
| F1FD: | 9D | 76 | 03 | STA | \$0376, X |
| F200: | 18 |  |  | CLC |  |
| F201: | 60 |  |  | RTS |  |

******************************

| F202: | A9 00 | LDA | $\# \$ 00$ |
| :--- | :--- | :--- | :--- |
| F204: | 8590 | STA | $\star \$ 90$ |
| F206: | $8 A$ | TXA |  |
| F207: | A6 98 | LDX | $* \$ 98$ |
| F209: | CA | DEX |  |
| F20A: | 3005 | BMI | $\$ F 211$ |
| F20C: | DD 6203 | CMP | $\$ 0362, X$ |
| F20F: | D0 F8 | BNE | $\$ F 209$ |
| F211: | 60 | RTS |  |



| F212: | BD 6203 | LDA | $\$ 0362, X$ |  |
| :--- | :--- | :--- | :--- | :--- |
| F215: | 85 | B8 | STA | $\star \$ B 8$ |
| F217: | BD 76 | 03 | LDA | $\$ 0376, X$ |
| F21A: | 85 | B9 | STA | $\star \$ B 9$ |
| F21C: | BD 6 C | 03 | LDA | $\$ 036 \mathrm{C}, \mathrm{X}$ |
| F21F: | 85 | BA | STA | $\star \$ B A$ |
| F221: | 60 |  | RTS |  |

Was the table entry found the Last table entry? Then exit Get num. of open files for displ. Get last entry from LFN table And copy to free position Get last entry in DA table And copy to free position Get last entry from SA table And copy to free position Set indicator for OK Return from subroutine

Search for LFX in X in LFN table

Clear status byte and
Set indicator for everything OK Copy target for LFN in acc Get number of open files Dec by 1 , because used as index All comparisons negative, exit Cmp with byte from LFN table Not equal, then next comparison Return from subroutine

LFN,DA,SA corresponding to the X -reg
Get displacement to tables
The logical file number specified by X-reg in z-page byte for LFN The secondary address specified by X-reg in z-page byte for SA The device address specified by $t$ X-reg in zero-page byte for DA Return from subroutine

F222: A9 00 LDA \# $\$ 00$

| F226: | A2 | 03 | LDX | \# \$03 |
| :---: | :---: | :---: | :---: | :---: |
| F228: | E4 | 9A | CPX | * \$9A |
| F22A: | B0 | 03 | BCS | \$F22F |
| F22C: | 20 | 26 E5 | JSR | \$E526 |
| F22F: | E4 | 99 | CPX | * \$99 |
| F231: | B0 | 03 | BCS | \$F236 |
| F233: | 20 | 15 E5 | JSR | \$E515 |
| F236: | 86 | 9A | STX | * \$9A |
| F238: | A9 | 00 | LDA | \# \$00 |
| F23A: | 85 | 99 | STA | * \$99 |
| F23C: | 60 |  | RTS |  |

******************************

| F23D: | 85 | BA | STA | * \$BA |
| :---: | :---: | :---: | :---: | :---: |
| F23F: | C5 | 9A | CMP | * \$9A |
| F241: | D0 | 05 | BNE | \$F248 |
| F243: | A9 | 03 | LDA | \# \$03 |
| F245: | 85 | 9A | STA | * \$9A |
| F247: | 2 C |  | . Byt | \$2C |
| F24 (: | C5 | 99 | CMP | \# \$99 |
| F24A: | D0 | 04 | BNE | \$F250 |
| F24C: | A9 | 00 | LDA | \# \$00 |
| F24E: | 85 | 99 | STA | * \$99 |
| F250: | A5 | BA | LDA | * \$BA |
| F252: | A6 | 98 | LDX | * \$98 |
| F254: | CA |  | DEX |  |
| F255: | 30 | OD | BMI | \$F264 |
| F257: | DD | 6C 03 | CMP | \$036C, X |
| F25A: | D0 | F8 | BNE | \$F254 |
| F25C: | BD | 6203 | LDA | \$0362, X |

## Kernal routine: CLALL Reset all open files

Load acc with 0 and in zero-page Storage for number of open files

Kernal routine: CLRCH Reset input/output channel

Load code for device screen (3)
Cmp with current output dev in
CLRCH rout - dev on serial bus
Rout UNLSN:cmd to serial bus
Cmp with current input device in
CLRCH rout dev on serial bus
Rout UNTLK:cmd to serial bus
Set screen as output device and
The keyboard as the standard Input device
Return from subroutine
Set standard I/O devices
In Z-P byte for current dev addr
Cmp with current output device
Not equal, cmp with input dev
Load acc with dev addr for Screen (3) \& set as output device Skip to \$F24A
Cmp with current input device Not equal, search in DA table Load acc with code for keybaord ( 0 ) and set the keyboard as input
Load device address in acc
Number of open files in X-reg Decremnt by 1 , used as index
All comparions negative, exit Cmp with table for dev addr. Not found, then next compare Get LFN for corresponding DA

| F25F: | 20 C 3 FF | JSR | $\$ F F C 3$ |
| :--- | :--- | :--- | :--- |
| F262: | 90 EC | BCC | $\$ F 250$ |
| F264: | 60 | RTS |  |



| F265: | 86 | C3 | STX | $\star \$ C 3$ |
| :--- | :--- | :--- | :--- | :--- |
| F267: | 84 | C4 | STY | $\star \$ C 4$ |
| F269: | $6 C$ | 30 | 03 | JMP |
| F26C: | 85 | 93 | STA | $\star \$ 930)$ |
| F26E: | A9 | 00 | LDA | $\# \$ 00$ |
| F270: | 85 | 90 | STA | $\star \$ 90$ |
| F272: | A5 | BA | LDA | $\star \$$ BA |
| F274: | C9 | 04 | CMP | $\# \$ 04$ |
| F276: | B0 | 03 | BCS | $\$ F 27 B$ |
| F278: | $4 C$ | 26 | F3 | JMP |

******************************

| F27B: | AD | 1C OA | LDA | \$0A1C |
| :---: | :---: | :---: | :---: | :---: |
| F27E: | 29 | BE | AND | \# \$BE |
| F280: | 8D | 1C OA | STA | \$0A1C |
| F283: | A6 | B9 | LDX | * \$89 |
| F285: | 86 | 9E | STX | * \$9E |
| F287: | A4 | B7 | LDY | * \$B7 |
| F289: | D0 | 03 | BNE | \$F28E |
| F28B: | 4C | 1A F3 | JMP | \$F31A |
| F28E: | 84 | 9F | STY | * \$9F |
| F290: | 20 | OF F5 | JSR | \$F50F |
| F293: | 20 | A1 F3 | JSR | \$F3A1 |
| F296: | B0 | 03 | BCS | \$F29B |
| F298: | 4 C | 9B F3 | JMP | \$F39B |
| F29B: | A4 | 9F | LDY | * \$9F |
| F29D: | 84 | B7 | STY | * \$B7 |
| F29F: | A9 | 60 | LDA | \# \$60 |
| F2A1: | 85 | B9 | STA | * \$B9 |
| F2A3: | 20 | CB FO | JSR | \$F0CB |
| F2A6: | A5 | BA | LDA | * \$BA |
| F2A8: | 20 | 3B E3 | JSR | \$E33B |

Kernal CLOSE: close file If carry clear, next close Return from subroutine

Kernal routine: LOAD Load file in a memory range

Place start address low in z-page Place start addr. high in z-page Vector points LOADSP (\$F26C) Zero-page flag, LOAD/VERIFY Load acc with $\$ 00$ and Set status to everything OK Load device address in acc Check for valid device address Dev addr greater than 4 is valid Check for datasette, else invalid

Load routine from serial bus
Read sys pointer for fast serial Mode \& eliminate bit $6(1=$ fast, 0 = slow)
Get secondary address in X-reg And store in zero page $\$ 9 \mathrm{~F}$
Get length of filename Not zero, skip error message I/O error \#8 (Missing filename) Store length of filenames Output "Searching for" message Chk filenames \& fast serialmode Carry set, then OK. Skip Set load end address and RTS Length of filename in Y-reg and In z-page for length of filename SA 0, high nibble for Input/Get In zero-page for sec. address Send talk command to serial bus Load device address in acc Rout TALK: cmd to serial bus

| F2AB: | A5 | B9 | LDA | * \$B9 |
| :---: | :---: | :---: | :---: | :---: |
| F2AD: | 20 | E0 E4 | JSR | \$E4E0 |
| F2B0: | 20 | 3E E4 | JSR | \$E43E |
| F2B3: | 85 | AE | STA | * \$ $A E$ |
| F2B5: | 20 | 3E E4 | JSR | \$E43E |
| F2B8: | 85 | AF | STA | * \$AF |
| F2BA: | A5 | 90 | LDA | * \$90 |
| F2BC: | 4A |  | LSR | A |
| F2BD: | 4A |  | LSR | A |
| F2BE: | B0 | 57 | BCS | \$F317 |
| F2C0: | A5 | 9E | LDA | * \$9E |
| F2C2 : | D0 | 08 | BNE | \$F2CC |
| F2C4: | A5 | C3 | LDA | * \$C3 |
| F2C6: | 85 | AE | STA | * \$AE |
| F2C8: | A5 | C4 | LDA | * \$C4 |
| F2CA: | 85 | AF | STA | * \$AF |
| F2CC: | 20 | 33 F 5 | JSR | \$F533 |
| F2CF: | A9 | FD | LDA | \# \$FD |
| F2D1: | 25 | 90 | AND | * \$90 |
| F2D3: | 85 | 90 | STA | * \$90 |
| F2D5: | 20 | E1 FF | JSR | \$FFE1 |
| F2D8: | F0 | 49 | BEQ | \$F323 |
| F2DA: | 20 | 3E E4 | JSR | \$E43E |
| F2DD: | AA |  | TAX |  |
| F2DE : | A5 | 90 | LDA | * \$90 |
| F2E0 : | 4A |  | LSR | A |
| F2E1: | 4A |  | LSR | A |
| F2E2: | B0 | EB | BCS | \$F2CF |
| F2E4: | 8A |  | TXA |  |
| F2E5: | A4 | 93 | LDY | * \$93 |
| F2E7: | F0 | 12 | BEQ | \$F2FB |
| F2E9: | 85 | BD | STA | * \$BD |
| F2EB: | A0 | 00 | LDY | \# \$00 |
| F2ED: | 20 | C9 F7 | JSR | \$F7C9 |
| F2F0: | C5 | BD | CMP | * \$BD |
| F2F2 : | F0 | OA | BEQ | \$F2FE |
| F2F4: | A9 | 10 | LDA | \# \$10 |
| F2F6: | 20 | 57 F 7 | JSR | \$F757 |
| F2F9: | D0 | 03 | BNE | \$F2FE |
| F2FB: | 20 | BF F7 | JSR | \$F7BF |

Load secondary address into acc Rout TKSA: Sec addr for TALK Get a byte from serial bus Place start address in zero page Get a byte from serial bus Store start addr high in z-page Load system status in acc Shift timeout bit right Shift timeout bit into carry Timeout for read, File not found Get stored secondary address Not equal to 0 , then skip Copy the start address given by The $X$ and $Y$ registers for the Load command from \$C3,\$C4
To \$AE,\$AF
Disp. control message on screen
Mask out read timeout bit from
Status and write back
To status
Kernal STOP: test for STOP key
To interruption of load routine
Kernal routine: ACPTR
Store acc contents in X
Load system STATUS in acc
Eliminate the "read timeout" bit
From the status byte
If timeout, then new read attempt Restore old acc contents
Test z-page load/verify pointer If zero, then it's load Store in zero page parity buffer Displac pointer for FETCH rout FETCH rout for LSV operations Compare with Z-P parity buffer If equal, then OK and skip Not equal, then OK and skip Kernal STATUS: Set sys status Not OK, then skip store Indsta routine via Z-P \$AE-\$AF

| F2FE: | E6 | AE | INC | * \$AE |
| :---: | :---: | :---: | :---: | :---: |
| F300: | D0 | 08 | BNE | \$F30A |
| F302: | E6 | AF | INC | * \$AF |
| F304: | A5 | AF | LDA | * $\$$ AF |
| F306: | C9 | FF | CMP | \# \$FF |
| F308: | F0 | 16 | BEQ | \$F320 |
| F30A: | 24 | 90 | BIT | * \$90 |
| F30C: | 50 | C1 | BVC | \$F2CF |
| F30E: | 20 | 15 E 5 | JSR | \$E515 |
| F311: | 20 | 9E F5 | JSR | \$F59E |
| F314: | 4 C | 9B F3 | JMP | \$F39B |
| F317: | 4 C | 85 F 6 | JMP | \$F685 |
| F31A: | 4 C | 91 F 6 | JMP | \$F691 |
| F31D: | 4 C | 94 F 6 | JMP | \$F694 |
| F320: | 4 C | 97 F 6 | JMP | \$F697 |
| F323: | 4 C | B5 F5 | JMP | \$F5B5 |
| F326: | C9 | 01 | CMP | \# \$01 |
| F328: | D0 | F3 | BNE | \$F31D |
| F32A: | 20 | 80 E9 | JSR | \$E980 |
| F32D: | 90 | EE | BCC | \$F31D |
| F32F: | 20 | C8 E9 | JSR | \$E9C8 |
| F332: | B0 | 6C | BCS ${ }^{\prime}$ | \$F3A0 |
| F334: | 20 | OF F5 | JSR | \$F50F |
| F337: | A5 | B7 | LDA | * \$B7 |
| F339: | F0 | 09 | BEQ | \$F344 |
| F33B: | 20 | 9A E9 | JSR | \$E99A |
| F33E: | 90 | OB | BCC | \$F34B |
| F340: | F0 | 5E | BEQ | \$F3A0 |
| F342: | B0 | D3 | BCS | \$F317 |
| F344: | 20 | D0 E8 | JSR | \$E8D0 |
| F347: | F0 | 57 | BEQ | \$F3A0 |
| F349: | B0 | CC | BCS | \$F317 |
| F34B: | 38 |  | SEC |  |
| F34C: | A5 | 90 | LDA | * \$90 |
| F34E: | 29 | 10 | AND | \# \$10 |
| F350: | D0 | 4E | BNE | \$F3A0 |
| F352: | E0 | 01 | CPX | \# \$01 |
| F354 : | F0 | 11 | BEQ | \$F367 |
| F356: | E0 | 03 | CPX | \# \$03 |
| F358: | D0 | DD | BNE | \$F337 |


*******************************

| F39B: | 18 | CLC |  |
| :--- | :--- | :--- | :--- |
| F39C: | A6 AE | LDX | * $\$$ AE |
| F39E: | A4 AF | LDY | * $\$$ AF |

*******************************

| F3A1: | A0 00 | LDY | $\# \$ 00$ |
| :--- | :--- | :--- | :--- |
| F3A3: | 20 | AE F7 | JSR |
| F3A6: | C9 | 24 | CMP |
| F3E |  |  |  |

Set prg end address after LOAD
Set carry for OK indicator Program end addr low in X-reg Program end addr high in Y-reg Return from subroutine

Check filenames and the "fast serial mode"

Set displace for FETCH routine
Get byte of filename
Is first character a < $\$>$ ?
Yes, then return: RTS
Load device address in X-reg Set secondary address to (15)
Set logical file number to 0 Rout SETLFS: Set file params.
Set length of the filename to 0
Kernal OPEN: Open file
Get logical file number in $\mathbf{X}$
Krnl CKOUT: Set output chnl
No error, then continue
Close logical file again
Remove RTS addr from stack
Remove RTS addr from stack I/O error \#5 (Device not present)
Loop and displacement counter
Cmd sequence string to disk
Kernal BSOUT: Output a char Decrement loop and displ. by 1 Loop to U0; CHR\$(31) to disk Get character fo filename Kernal BSOUT: Output a char Incr. displacement to filename Compare with length of filename Not reached, next character Krnl CLRCH: Reset I/O channel Check "fast serial mode" pointer
Fast transfer possible, skip

| F3E5: | 20 | 8C F4 | JSR | \$F48C |
| :---: | :---: | :---: | :---: | :---: |
| F3E8: | 38 |  | SEC |  |
| F3E9: | 60 |  | RTS |  |


| F3EA: | A5 | 9F | LDA | * \$9F |
| :---: | :---: | :---: | :---: | :---: |
| F3EC: | 85 | B7 | STA | * \$B7 |
| F3EE: | 78 |  | SEI |  |
| F3EF: | 20 | 45 E 5 | JSR | \$E545 |
| F3F2: | 20 | C3 E5 | JSR | \$E5C3 |
| F3F5: | 2 C | OD DC | BIT | \$DC0D |
| F3F8: | 20 | 03 F 5 | JSR | \$F503 |
| F3FB: | 20 | BA F4 | JSR | \$F4BA |
| F3FE: | C9 | 02 | CMP | \# \$02 |
| F400: | D0 | 08 | BNE | \$F40A |
| F402: | 20 | 8 C F4 | JSR | \$F48C |
| F405: | 68 |  | PLA |  |
| F406: | 68 |  | PLA |  |
| F407: | 4 C | 85 F 6 | JMP | \$F685 |
| F40A: | 48 |  | PHA |  |
| F40B: | C9 | 1 F | CMP | \# \$1F |
| F40D: | D0 | OB | BNE | \$F41A |
| F40F: | 20 | 03 F 5 | JSR | \$F503 |
| F412: | 20 | BA F4 | JSR | \$F 4BA |
| F415: | 85 | A5 | STA | * \$A5 |
| F417: | 4 C | 21 F4 | JMP | \$F421 |
| F41A: | C9 | 02 | CMP | \# \$02 |
| F41C: | 90 | 03 | BCC | \$F421 |
| F41E: | 68 |  | PLA |  |
| F41F: | B0 | 77 | BCS | \$F498 |
| F421: | 20 | 33 F 5 | JSR | \$F533 |
| F424: | 20 | 03 F 5 | JSR | \$F503 |
| F427: | 20 | BA F4 | JSR | \$F4BA |
| F42A: | 85 | AE | STA | * \$AE |
| F42C: | 20 | 03 F 5 | JSR | \$F503 |
| F42F: | 20 | BA F4 | JSR | \$F4BA |
| F432: | 85 | AF | STA | * \$AF |
| F434: | A6 | 9E | LDX | * \$9E |

Close logical file again
Set OK indicator
Return from subroutine

## LOAD / VERIFY routines in burst mode

Temp storage for filename length
In Z-P ptr for filename length
Disable system interrupts
Clock high signal to serial bus
Wait for response from bus
Clear the CIA IRQ flag
Invert clock low/high signal
Get byte from bus (trans status) Check if transfer status "File not Found" displayed. No, then skip Clock hi to ser. bus \& close file Remove 2-byte RTS return addr From stack I/O error \#4 (File not found) Transfer status to stack Is it indicator for last block?
No, then skip
Invert clock low/high signal
Get byte from bus (block-byte \#)
In Z-P byte number loop counter
Set load address
Check transfer status
Code $\$ 01$ indicates OK.OK,skip
Erase stored transfer status
Jump to "Load error" exit Output LOADING/VERIFYING Invert clock low/high signal Get byte from bus,load addr low Save in Z-P address pointer low Invert clock low/high signal
Get byte from bus,load addr hi Store in Z-P address pointer Load \& check stored sec address

| F436: | D0 | 08 | BNE | \$F440 |
| :---: | :---: | :---: | :---: | :---: |
| F438: | A5 | C3 | LDA | * \$C3 |
| F43A: | A6 | C4 | LDX | * \$C4 |
| F43C: | 85 | AE | STA | * \$AE |
| F43E: | 86 | AF | STX | * \$AF |
| F440: | A5 | AE | LDA | * \$AE |
| F442: | A6 | AF | LDX | * \$AF |
| F444: | 85 | AC | STA | * \$AC |
| F446: | 86 | $A D$ | STX | * \$AD |
| F448: | 68 |  | PLA |  |
| F449: | C9 | 1 F | CMP | \# \$1F |
| F44B: | F0 | 32 | BEQ | \$F47F |
| F44D: | 20 | 03 F 5 | JSR | \$F503 |
| F450: | A9 | FC | LDA | \# \$FC |
| F452: | 85 | A5 | STA | * \$A5 |
| F454: | 20 | 3D F6 | JSR | \$F63D |
| F457: | 20 | E1 FF | JSR | \$FFE1 |
| F45A: | F0 | 4A | BEQ | \$F4A6 |
| F45C: | 20 | C5 F4 | JSR | \$F4C5 |
| F45F: | B0 | 51 | BCS | \$F4B2 |
| F461: | 20 | BA F4 | JSR | \$F4BA |
| F464: | C9 | 02 | CMP | \# \$02 |
| F466: | 90 | 06 | BCC | \$F46E |
| F468: | C9 | 1 F | CMP | \# \$1F |
| F46A: | F0 | OB | BEQ | \$F477 |
| F46C: | D0 | 2A | BNE | \$F498 |
| F46E: | 20 | 03 F 5 | JSR | \$F503 |
| F471: | A9 | FE | LDA | \# \$FE |
| F473: | 85 | A5 | STA | * \$A5 |
| F475: | D0 | DD | BNE | \$F454 |

Not zero, then load prg absolute Get LOAD address low in acc Get LOAD load addr hi in X-reg Load addr low in addr pntr low Load addr hi in addr pointer high Get address pointer low Get address pointer hi in X-reg Set acc as load address pointer
Set X-reg as load addr pointer Get transfer status from stack Status point to last prg block? Yes, skip standard block length Invert clock low/high signal Set the data byte counter for the First block of file to read to 252 Test shift RUN/STOP
Kernal STOP: Test STOP key
If zero exit through STOP key
Read block from disk \&process
Error in memory addr, then RTS
Get byte from bus (xfer status)
Check transfer status
Code $\$ 01$ indicates OK.OK,skip
Was it the status for last block?
Yes, then read last block
Jump to "load error" exit
Invert clock low/high signal
Set data byte counter for normal
Block to 254 bytes
Unconditional jump to read rout


| F477: | 20 | 03 | F5 | JSR | $\$ F 503$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F47A: | 20 | BA F4 | JSR | $\$ F 4 B A$ |  |
| F47D: | 85 | A5 | STA | * \$A5 |  |
| F47F: | 20 | 03 | F5 | JSR | $\$ F 503$ |
| F482: | 20 | C5 F4 | JSR | $\$ F 4 C 5$ |  |
| F485: | B0 | $2 B$ |  | BCS | $\$ F 4 B 2$ |
| F487: | A9 | 40 | LDA | $\# \$ 40$ |  |
| F489: | 20 | 57 | F7 | JSR | $\$ F 757$ |


| F48C: | 20 | 45 E 5 | JSR | \$E545 |
| :---: | :---: | :---: | :---: | :---: |
| F48F: | 58 |  | CLI |  |
| F490: | A5 | B8 | LDA | * \$B8 |
| F492: | 38 |  | SEC |  |
| F493: | 20 | C 3 FF | JSR | \$FFC3 |
| F496: | 18 |  | CLC |  |
| F497: | 60 |  | RTS |  |

*******************************

| F498: | A9 02 | LDA | $\# \$ 02$ |  |
| :--- | :--- | :--- | :--- | :--- |
| F49A: | 20 | 57 F7 | JSR | $\$ F 757$ |
| F49D: | 20 | 8C F4 | JSR | $\$ F 48 C$ |
| F4A0: | 68 |  | PLA |  |
| F4A1: | 68 |  | PLA |  |
| F4A2: | A9 29 | LDA | $\# \$ 29$ |  |
| F4A4: | 38 |  | SEC |  |
| F4A5: | 60 |  | RTS |  |


| F4A6: | 20 | 8C F4 | JSR | \$F48C |
| :---: | :---: | :---: | :---: | :---: |
| F4A9: | A9 | 00 | LDA | \# \$00 |
| F4AB : | 85 | B9 | STA | * \$B9 |
| F4AD: | 68 |  | PLA |  |
| F4AE: | 68 |  | PLA |  |
| F4AF : | 4 C | B5 F5 | JMP | \$F5B5 |

Read last block in burst mode
Invert clock low/high signal
Get byte from bus (block-byte \#) In Z-P byte number loop counter Invert clock low/high signal Read block from disk \&process Error in memory addr, then RTS Put EOF marker code in acc Kernal SETMSG: Set sys status

Clock high on bus and close file
Clock high signal on serial bus
Enable all system interrupts
Get logical file number in acc
Set carry flag for CLOSE routine Kernal CLOSE: Close file Set marker for OK
Return from subroutine

## General "Load error" exit

Err code for timeout during read Kernal SETMSG: Set sys status Clock high on bus and close file Delete the RTS return address From the stack Error \# for BASIC error: LOAD Set marker for error found Return from subroutine

Exit for STOP key interruption
Clock high on bus and close file Set zero-page pointer for current Secondary address to \#0 Delete the RTS return addr from The stack
Routine: Exit via break key


| F4B2: | 20 | 8 C F4 | JSR | \$F48C |
| :--- | :--- | :--- | :--- | :--- |
| F4B5: | 68 |  | PLA |  |
| F4B6: | 68 |  | PLA |  |
| F4B7: | 4 C | 97 F 6 | JMP | $\$ F 697$ |



| F4BA: | A9 | 08 | LDA | \# \$08 |
| :--- | :--- | :--- | :--- | :--- |
| F4BC: | 2 C | OD DC | BIT | \$DC0D |
| F4BF: | F0 | FB | BEQ | \$F4BC |
| F4C1: | AD | $0 C$ | DC | LDA |
| F4C4: | 60 |  | RTS $0 C$ |  |

******************************

| F4C5: | A9 | 08 |  | LDA | \# \$08 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F4C7: | 2C | OD | DC | BIT | \$DCOD |
| F4CA: | F0 | FB |  | BEQ | \$F4C7 |
| F4CC: | AC | OC | DC | LDY | \$DC0C |
| F4CF: | AD | 00 | DD | LDA | \$DD00 |
| F4D2 : | 49 | 10 |  | EOR | \# \$10 |
| F4D4: | 8D | 00 | DD | STA | \$DD00 |
| F4D7: | 98 |  |  | TYA |  |
| F4D8: | A4 | 93 |  | LDY | * \$93 |
| F4DA: | F0 | 12 |  | BEQ | \$F4EE |
| F4DC: | 85 | BD |  | STA | * \$BD |
| F4DE: | A0 | 00 |  | LDY | \# \$00 |
| F4E0: | 20 | C9 | F7 | JSR | \$F7C9 |
| F4E3: | C5 | BD |  | CMP | * \$BD |
| F4E5 : | F0 | OA |  | BEQ | \$F4F1 |
| F4E7: | A9 | 10 |  | LDA | \# \$10 |
| F4E9: | 20 | 57 | F7 | JSR | \$F757 |
| F4EC: | D0 | 03 |  | BNE | \$F4F1 |
| F4EE: | 20 | BF | F7 | JSR | \$F7BF |
| F4F1: | E6 | AE |  | INC | * \$ $A E$ |
| F4F3: | D0 | 08 |  | BNE | \$F4FD |
| F4F5: | E6 | AF |  | INC | * \$AF |

Exit for error in memory address
Clock high on bus and close file
Delete the RTS return addr from The stack
To output of I/O error \#10
Read a data byte in burst mode
Set control bit for bus interrupt
Read interrupt control register
And wait for serial bus interrupt Read CIA data buff from ser bus Return from subroutine

Read data block in burst mode
Set conrol bit for bus interrupt
Read interrupt control register And wait for serial bus interrupt Read CIA data buff from ser bus Read data port A of CIA 2, invert the clock signal accordingly, \& write to port A Copy data buffer into acc Test Z-P LOAD/VERIFY pointer For $\$ 00$ it's a LOAD routine Store data byte for verify operat. Displace pointer for FETCH rout FETCH rout for LSV operations Compare data byte with memory Both equal, then OK \& continue Not equal, then set error marker Kernal status: Set system status Skip STASH rout (for LOAD) STASH rout for LSV operations Inc low value for I/O operations No overflow occurred, skip Increment high value of I/O addr

| F4F7: | A5 AF | LDA | * \$AF |
| :--- | :--- | :--- | :--- |
| F4F9: | C9 FF | CMP | $\#$ \$FF |
| F4FB: | F0 05 | BEQ | \$F502 |
| F4FD: | C6 A5 | DEC | * \$A5 |
| F4FF: | D0 C4 | BNE | \$F4C5 |
| F501: | 18 | CLC |  |
| F502: | 60 | RTS |  |

******************************

| F503: | AD 00 DD | LDA | \$DD00 |
| :--- | :--- | :--- | :--- | :--- |
| F506: | 4910 | EOR | $\# \$ 10$ |
| F508: | $8 D 00 \mathrm{DD}$ | STA | \$DD00 |
| F50B: | 60 |  | RTS |



F50C: 1F 3055


Check if the high value of I/O Addr points to sys vector table Yes, then invalid \& skip to RTS Decrement data byte counter Loop until all bytes read Set marker for "everything OK" Return from subroutine

Invert clock signal on port A
Read data port A of CIA 2, invert clock signal and Write back to port A Return from subroutine

Control sequence to disk in reverse order. Send U0;CHR\$(31)
$<\mathrm{CHR} \$(31)><0><\mathrm{U}>$
Output control msg SEARCHING FOR <filename>

Pointer if ctrl messages allowed Not allowed, then return Displacement to SEARCHING Output system/control message Get length of filename in acc Length equal 0 , then return Displacement to "FOR" text Output system/control message
******************************

| F521: | A4 | B7 | LDY | $\star$ \$B7 |
| :--- | :--- | :--- | :--- | :--- |
| F523: | F0 | OD | BEQ | $\$ F 532$ |
| F525: | A0 | 00 | LDY | $\# \$ 00$ |
| F527: | 20 AE F7 | JSR | $\$ F 7 A E$ |  |
| F52A: | 20 D2 FF | JSR | \$FFD2 |  |
| F52D: | C8 |  | INY |  |
| F52E: | C4 B7 | CPY | $\star \$ B 7$ |  |
| F530: | D0 F5 | BNE | $\$ F 527$ |  |
| F532: | 60 | RTS |  |  |


| F533: | A0 49 | LDY | $\# \$ 49$ |
| :--- | :--- | :--- | :--- | :--- |
| F535: | A5 93 | LDA | $\star \$ 93$ |
| F537: | F0 02 | BEQ | $\$ F 53 B$ |
| F539: | A0 59 | LDY | $\# \$ 59$ |
| F53B: | 4C 1E F7 | JMP | $\$ F 71 E$ |

******************************

| F53E: | 86 AE | STX | * \$AE |
| :---: | :---: | :---: | :---: |
| F540: | 84 AF | STY | * \$AF |
| F542: | AA | TAX |  |
| F543: | B5 00 | LDA | * \$00,x |
| F545: | 85 C 1 | STA | * \$C1 |
| F547: | B5 01 | LDA | * \$01, X |
| F549: | 85 C2 | STA | * \$C2 |
| F54B: | 6C 3203 | JMP | (\$0332) |
| F54E: | A5 BA | LDA | * \$BA |
| F550: | C9 01 | CMP | \# \$01 |
| F552: | F0 74 | BEQ | \$F5C8 |
| F554: | C9 04 | CMP | \# \$04 |
| F556: | B0 09 | BCS | \$F561 |
| F558: | 4 C 94 F 6 | JMP | \$F694 |
| F55B: | 4 C 91 F 6 | JMP | \$F691 |
| F55E: | 4C 85 F 6 | JMP | \$F685 |
| F561: | A4 B7 | LDY | * \$B7 |

## Output filenames

Get length of current filename Length $=0$, then skip Init displacement to filenames
Get 1 byte of filename Kernal BSOUT: Output a char Incr. displ. to start of filename Compare with length of filename Not equal, then next character Return from subroutine

## Output LOADING/VERIFYING

Displacement to LOADING text Get Load-Verify mark from Z-P If load ( 0 ), then output<br>Displacement to "Verify" text Output system/control message

## Kernal routine: SAVESP <br> Save a memory range

Store low addr of "store to" Store high addr of "store to" Z-P addr of "store from" in X Get Z-P addr "from" low value and store in "store from" low Get Z-P addr "from" high value And store in "store from" high vector to SAVESP (\$F54E)
Load device address in acc Is output device the Datassette? Yes, then in cassette save routine Device address less than 4? No, then skip error message I/O error \#9 (Illegal device \#) I/O error \#8 (Missing filename) I/O error \#4 (File not found)
Length of filename in Y-reg

| F563: | FO | F6 | BEQ | \$F55B |
| :---: | :---: | :---: | :---: | :---: |
| F565: | A9 | 61 | LDA | \# \$61 |
| F567: | 85 | B9 | STA | * \$B9 |
| F569: | 20 | CB F0 | JSR | \$F0CB |
| F56C: | 20 | BC F 5 | JSR | \$F5BC |
| F56F: | A5 | BA | LDA | * \$BA |
| F571: | 20 | 3E E3 | JSR | \$E33E |
| F574: | A5 | B9 | LDA | * \$B9 |
| F576: | 20 | D2 E4 | JSR | \$E4D2 |
| F579: | A0 | 00 | LDY | \# \$00 |
| F57B: | 20 | 51 ED | JSR | \$ED51 |
| F57E: | 20 | 03 E 5 | JSR | \$E503 |
| F581: | A5 | AD | IDA | * \$AD |
| F583: | 20 | 03 E 5 | JSR | \$E503 |
| F586: | 20 | B7 EE | JSR | \$EEB7 |
| F589: | B0 | 10 | BCS | \$F59B |
| F58B: | 20 | CC F7 | JSR | \$F7CC |
| F58E: | 20 | 03 E 5 | JSR | \$E503 |
| F591: | 20 | E1 FF | JSR | \$FFE1 |
| F594: | F0 | $1 F$ | BEQ | \$F5B5 |
| F596: | 20 | C1 EE | JSR | \$EEC1 |
| F599: | D0 | EB | BNE | \$F586 |
| F59B: | 20 | 26 E5 | JSR | \$E526 |
| F59E: | 24 | B9 | BIT | * \$B9 |
| F5A0: | 30 | 11 | BMI | \$F5B3 |
| F5A2 : | A5 | BA | LDA | * \$BA |
| F5A4: | 20 | 3E E3 | JSR | \$E33E |
| F5A7 : | A5 | B9 | LDA | * \$B9 |
| F5A9: | 29 | EF | AND | \# \$EF |
| F5AB : | 09 | E0 | ORA | \# \$E0 |
| F5AD : | 20 | D2 E4 | JSR | \$E4D2 |
| F5B0: | 20 | 26 E5 | JSR | \$E526 |
| F5B3: | 18 |  | CLC |  |
| F5B4: | 60 |  | RTS |  |

F5B5: 20 9E F5 JSR $\$ F 59 E$
F5B8: A9 00 LDA \# \$00

Length $=0$, output I/O error 8
Secondary address to Print/Write
In z-page storage for sec. addr
Test length and sec. address
If allowed, output SAVING
Load device address in acc
Rout LISTN: cmd to serial bus
Load secondary address in acc
Rout SECND:sec addr for Listn
Set Y-reg to 0 as displacement
Copy start addr from C1,C2 to AD,AC
Rout CIOUT: Byte to serial bus Store start address high value Rout. CIOUT: Byte to serial bus Subtr.: Start address - End addr
End address reached, then exit Place start address in FETVEC Rout. CIOUT: Byte to serial bus Kernal STOP: Test STOP key If pressed, interrupt SAVESP Incr. start addr (\$AC,\$AD) by 1 Overflow in high byte, then exit Rout UNLSN: cmd to serial bus Test bit 7 of secondary address If bit 7 is set, then skip Load device address in acc Rout LISTN: cmd to serial bus Load secondary address in acc Get lower nibble of SA Send via above CLOSE to dev. Rout SECND:sec. addr for Listn Rout UNLSN:cmd to serial bus Set indicator for OK Return from subroutine

SAVESP exit via break
Close write channel to device Load acc with $\$ 00$ as marker

| F5BA: 38 | SEC |
| :--- | :--- |
| F5BB: 60 | RTS |
|  |  |
| ****************************** |  |

******************************

| F5C8: | 20 | 80 | E9 | JSR | \$E980 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F5CB: | 90 | 8B |  | BCC | \$F558 |
| F5CD : | 20 | E9 | E9 | JSR | \$E9E9 |
| F5D0: | B0 | 25 |  | BCS | \$F5F7 |
| F5D2: | 20 | BC | F5 | JSR | \$F5BC |
| F5D5: | A2 | 03 |  | LDX | \# \$03 |
| F5D7: | A5 | B9 |  | LDA | * \$B9 |
| F5D9: | 29 | 01 |  | AND | \# \$01 |
| F5DB: | D0 | 02 |  | BNE | \$F5DF |
| F5DD: | A2 | 01 |  | LDX | \# \$01 |
| F5DF: | 8A |  |  | TXA |  |
| F5E0: | 20 | 19 | E9 | JSR | \$E919 |
| F5E3: | B0 | 12 |  | BCS | \$F5F7 |
| F5E5: | 20 | 18 | EA | JSR | \$EA18 |
| F5E8: | B0 | OD |  | BCS | \$F5F7 |
| F5EA: | A5 | B9 |  | LDA | * \$B9 |
| F5EC: | 29 | 02 |  | AND | \# \$02 |
| F5EE: | F0 | 06 |  | BEQ | \$F5F6 |
| F5F0: | A9 | 05 |  | LDA | \# \$05 |
| F5F2: | 20 | 19 | E9 | JSR | \$E919 |
| F5F5: | 24 |  |  | . Byt | \$24 |
| F5F6: | 18 |  |  | CLC |  |
| F5F7: | 60 |  |  | RTS |  |

Set carry for break/error ind. Return from subroutine

Check if SAVING control message can be printed

Test if control message allowed Not allowed, then return Displ. to SAVING in Y-reg Output "SAVING" message And output filename: RTS

Save routine for datasette
Cass buffer pointer in $\mathrm{X}+\mathrm{Y}$ reg Page 0,1 not allowed: I/O err \#9
Wait for "record \& play" keys
STOP, then interrupt
If allowed, output "SAVING"
Header type3=ML prg (absolute)
Load secondary address in acc
Test if bit 0 set
Yes, then machine language prg
Header type 1= BASIC program
Copy header type in acc
And write header to tape
Exit, if stop key pressed
Save program to cassette
Exit, if stop key pressed
Load secondary address in acc
Check if bit 1 set
Not set, then "OK" exit
Code for EOT control byte in acc
And write block to tape
Skip to \$F5F7
Set indicator for "OK"
Return from subroutine
******************************

| F5F8: | E6 | A2 |  | INC | * \$A2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F5FA: | D0 | 06 |  | BNE | \$F602 |
| F5FC: | E6 | A1 |  | INC | * \$A1 |
| F5FE: | D0 | 02 |  | BNE | \$F602 |
| F600: | E6 | A0 |  | INC | * \$A0 |
| F602: | 38 |  |  | SEC |  |
| F603: | A5 | A2 |  | LDA | * \$ A 2 |
| F605: | E9 | 01 |  | SBC | \# \$01 |
| F607: | A5 | A1 |  | LDA | * \$A1 |
| F609: | E9 | 1A |  | SBC | \# \$1A |
| F60B: | A5 | A0 |  | LDA | * \$A0 |
| F60D: | E9 | 4F |  | SBC | \# \$4F |
| F60F: | 90 | 08 |  | BCC | \$F619 |
| F611: | A2 | 00 |  | LDX | \# \$00 |
| F613: | 86 | A0 |  | STX | * \$A0 |
| F615: | 86 | A1 |  | STX | * \$A1 |
| F617: | 86 | A2 |  | STX | * \$A2 |
| F619: | AD | 1D | 0A | LDA | \$0A1D |
| F61C: | D0 | OB |  | BNE | \$F629 |
| F61E: | AD | 1E | OA | LDA | \$0A1E |
| F621: | D0 | 03 |  | BNE | \$F626 |
| F623: | CE | 1 F | 0A | DEC | \$0A1F |
| F626: | CE | 1E | OA | DEC | \$0A1E |
| F629: | CE | 1D | OA | DEC | \$0A1D |
| F62C: | 2 C | 03 | OA | BIT | \$0A03 |
| F62F: | 10 | 0C |  | BPL | \$F63D |
| F631: | CE | 36 | OA | DEC | \$0A36 |
| F634: | 10 | 07 |  | BPL | \$F63D |
| F636: | A9 | 05 |  | LDA | \# \$05 |
| F638: | 8D | 36 | OA | STA | \$0A36 |
| F63B: | D0 | BB |  | BNE | \$F5F8 |

Kernal routine: UDTIM Update the internal 24-hour clock

Low byte of 24 hr sys clock +1 No overflow, skip correction Middle byte of 24 hr sys clk +1 No overflow, skip correction High byte of 24 hr sys clock +1
Set carry for subtraction
The appropriate values are checked by subtraction to see if Internal 24-hr system clock is set
To the clock time 24.00.00 in the bytes $\$$ A0-\$A1-\$A2
In this case the 3 bytes must be Reinitialized
24-hour sys clock to 00.00 .00
Z-P byte for system clock High
Z-P byte for sys clock Middle
Z-P byte for system clock Low
Check temp storage 24 hr clk low
Not zero, then only low value -1
Check temp storage 24 hr clk mid
Not zero, only low and mid -1
Temp storage 24 hr clk high -1
Temp storage 24 hr clk mid -1
Temp storage 24 hr clock low - 1
Test PAL / NTSC pointer NTSC system if "plus"
Raster line line-pointer -1
Not yet zero, then skip init.
Sys ptr for raster line at which
Int. is generated is init. w/ 5
Uncond. jump to new UDTIM

| F63D: | AD | 01 DC | LDA | \$DC01 |
| :---: | :---: | :---: | :---: | :---: |
| F640: | CD | 01 DC | CMP | \$DC01 |
| F643: | D0 | F8 | BNE | \$F63D |
| F645: | AA |  | TAX |  |
| F646: | 30 | 13 | BMI | \$F65B |
| F648: | A2 | BD | LDX | \# \$BD |
| F64A: | 8 E | 00 DC | STX | \$DC00 |
| F64D: | AE | 01 DC | LDX | \$DC01 |
| F650: | EC | 01 DC | CPX | \$DC01 |
| F653: | D0 | F8 | BNE | \$F64D |
| F655: | 8D | 00 DC | STA | \$DC00 |
| F658: | E8 |  | INX |  |
| F659: | D0 | 02 | BNE | \$F65D |
| F65B: | 85 | 91 | STA | * \$91 |
| F65D: | 60 |  | RTS |  |

******************************

| F65E: | 78 | SEI |  |
| :--- | :--- | :--- | :--- |
| F65F: A5 A2 | LDA | * 2 2 |  |
| F661: A6 A1 | LDX $*$ \$A1 |  |  |
| F663: A4 A0 | LDY | \$A0 |  |

******************************

| F665: | 78 | SEI |  |
| :--- | :--- | :--- | :--- |
| F666: | 85 A2 | STA | \$A2 |
| F668: | 86 A1 | STX | \$A1 |
| F66A: | 84 A0 | STY | * \$A0 |
| F66C: | 58 | CLI |  |
| F66D: 60 | RTS |  |  |

Keyboard row selection to For RUN/STOP \& SHIFT keys

Read port B for keyboard matrix And wait

Keyboard code to X-reg and Skip if RUN/STOP pressed Bit map for SHIFT row select In port A for matrix line select Port B for keyboard matrix cols Read and wait

In port A for matrix line select Increment value by 1 Neither shift key, skip Z-P STOP/reset RVS pointer Return from subroutine

Kernal routine: RDTIM Read 24-hour system clock

Disable all system interrupts Zero-page byte for sys clock low Zero-page byte for sys clock mid Z-P byte for system clock high

Kernal routine: SETTIM Set 24-hr system clock

Disable system interrupts Zero-page byte for sys clock low Zero-page byte for sys clock mid Z-P byte for system clock high Enable system interrupts Return from subroutine


| F66E: | A5 91 | LDA | $* \$ 91$ |
| :--- | :--- | :--- | :--- |
| F670: | C9 7 F | CMP | $\# \$ 7 \mathrm{~F}$ |
| F672: | D0 07 | BNE | $\$ F 67 B$ |
| F674: | 08 | PHP |  |
| F675: | 20 CC FF | JSR | $\$ F F C C$ |
| F678: | 85 D0 | STA | $* \$ D 0$ |
| F67A: | 28 | PLP |  |
| F67B: | 60 | RTS |  |

*******************************
F67C: A9 01

F67E: 2C
F67F: A9 02
F681: 2C
F682: A9 03
F684: 2C
F685: A9 04
F687: 2C
F688: A9 05
F68A: 2C
F68B: A9 06
F68D: 2C
F68E: A9 07
F690: 2C
F691: A9 08
F693: 2C
F694: A9 09
F696: 2C
F697: A9 10
F699: 48
F69A: 20 CC FF
F69D: A0 00
F69F: 24 9D
F6A1: 50 OA
F6A3: 2022 F7
F6A6: 68

LDA \# \$01
.Byte \$2C
LDA \# \$02
.Byte \$2C
LDA \# \$03
.Byte \$2C
LDA \# \$04
.Byte \$2C
LDA \# \$05
.Byte \$2C
LDA \# \$06
.Byte \$2C
LDA \# \$07
.Byte \$2C
LDA \# \$08
.Byte $\$ 2 \mathrm{C}$
LDA \# \$09
.Byte \$2C
LDA \# \$10
PHA
JSR \$FFCC
LDY \# \$00
BIT * \$9D
BVC \$F6AD
JSR \$F722
PLA

Kernal routine: STOP
Test for pressed STOP key
Get Z-P storage for stop flag
Was STOP key pressed?
No, return with equal flag 0
Save status equal flag
Krnl CLRCH: Reset I/O chnls
Clear Z-P keyboard buffer pntr
Get status of equal flag
Return from subroutine

## Output I/O error message

I/O error \#1 (Too many files)
Skip to \$F681
I/O error \#2 (File open)
Skip to \$F684
I/O error \#3 (File not open)
Skip to \$F687
I/O error \#4 (File not found)
Skip to \$F68A
I/O error \#5 (Device not present)
Skip to \$F68D
I/O error \#6 (Not input file)
Skip to \$F690
I/O error \#7 (Not output file)
Skip to \$F693
I/O error \#8 (Missing filename)
Skip to \$F696
I/O error \#9 (Illegal device \#)
Skip to \$F699
I/O error \#10
Store I/O error code on stack
Krnl CLRCH: Reset I/O chnls
Displacement to I/O err message
Check if sys messages allowed
Not allowed, then exit
Rout: output sys/ctrl messages
Get error code number in acc

| F6A7: | 48 |  | PHA |
| :--- | :--- | :--- | :--- |
| F6A8: | 09 |  |  |
| F6AA: | 20 D2 FF | ORA | JSR $\$ 30$ |
| F6AD $:$ | 68 |  | PLA |
| F6AE : | 38 |  | SEC |
| F6AF : | 60 |  | RTS |

F6B0: OD 49 2F 4 F $20 \quad 45$
F6B8: $4 F 5220$ A3
FCBC: OD $53 \quad 45$
F6C4: 4E 47 A0
F6C7: 46 4F 52 A0
F6CB: OD $50 \quad 52 \quad 45 \quad 53 \quad 53120 \quad 50$
F6D3: $\quad 4 \mathrm{C} 41 \quad 59 \quad 20 \quad 4 \mathrm{~F}$ 4E $20 \quad 54$
F6DB: 4150 C5
F6DE: $\quad \begin{array}{llllllll}50 & 52 & 45 & 53 & 53 & 20 & 52 & 45\end{array}$
F6E6: 43 4F $524420 \quad 26 \quad 2050$

F6F6: 4150 C5
F6F9: OD 4C $4 \mathrm{~F} \quad 41 \quad 44 \quad 49 \quad 4 \mathrm{E} ~ \mathrm{C} 7$

F709: OD 56454549464949
F711: 4E C7
F713: OD 46 4F 55 4E 44 AO
F71A: OD 4F 4B 8D


| F71E: | 24 9D | BIT | \# \$9D |
| :--- | :--- | :--- | :--- |
| F720: | 10 0D | BPL | \$F72F |
| F722: | B9 B0 F6 | LDA | \$F6B0, Y |
| F725: | 08 |  | PHP |
| F726: | 29 7F | AND | \# \$7F |
| F728: | 20 D2 FF | JSR | \$FFD2 |
| F72B: | C8 | INY |  |
| F72C: | 28 | PLP |  |
| F72D: | 10 F3 | BPL | \$F722 |
| F72F: | 18 | CLC |  |

And store on stack
Create ASCII value of error code Kernal BSOUT: Output a char Delete error code from stack Set carry flag as marker Return from subroutine

Table of sys \& control messages Offset to start in parentheses
<Cr> I/O ERROR \#(\$00)
<Cr> SEARCHING(\$0C)
FOR (\$17)
<Cr>PRESS PLAY ON TAPE
(\$1B)
PRESS RECORD \& PLAY ON TAPE (\$2E)
<Cr> LOADING (\$49)
<Cr> SAVING (\$51)
<Cr> VERIFYING (\$59)
<Cr> FOUND (\$63)
<Cr> OK <Cr> (\$6A)
Output system/control messages
Check if output allowed No, then exit
Read byte from message table And store on stack
Mask out bit 7, no RVS chara
Kernal BSOUT: Output a char
Set displ. to next character
Get character from stack
Bit 7 set is end marker
Clear carry as "output" marker
F730: $60 \quad$ RTS
*****************************

F731: $85 \mathrm{B7}$
F733: 86 BB
F735: 84 BC
F737: 60


| F738: | 85 | B8 | STA | $*$ SB8 |
| :--- | :--- | :--- | :--- | :--- |
| F73A: | 86 | BA | STX | $\star$ \$BA |
| F73C: | 84 | B9 | STY | $\star$ \$B9 |
| F73E: | 60 |  | RTS |  |

******************************

| F73F: | 85 C 6 | STA | $*$ SC6 |
| :--- | :--- | :--- | :--- |
| F741: | 86 C 7 | STX | $* \$ C 7$ |
| F743: | 60 | RTS |  |

******************************

| F744: | A5 BA | LDA | $\star$ \$BA |  |
| :--- | :--- | :--- | :--- | :--- |
| F746: | C9 02 | CMP | $\# \$ 02$ |  |
| F748: | D0 0B | BNE | \$F755 |  |
| F74A: | AD 14 0A | LDA | \$0A14 |  |
| F74D: | 48 |  | PHA |  |
| F74E: | A9 00 | LDA | \# \$00 |  |
| F750: | 8D 14 0A | STA | \$0A14 |  |
| F753: | 68 |  | PLA |  |
| F754: | 60 |  | RTS |  |

Return from subroutine
Kernal routine: SETNAM
Set parameters for filename
Z-P byte for length of filename Z-P byte for filename addr low Z-P byte for filename addr high Return from subroutine

Kernal routine: SETLFS
Set the logical file parameters
Z-P byte for logical file number
Z-P byte for device address
Z-P byte for secondary address
Return from subroutine
Kernal routine: SETBNK
Bank num for current LSV call Bank num for current filename Return from subroutine

Kernal routine: READST Read system status word

Load device address in acc RS-232 addressed No, then get normal status Get RS-232 status And store on stack Load acc with \$00 in RS-232 Bring status as evrything OK Get RS-232 status from stack Return from subroutine
******************************

| F755: | A5 90 | LDA | $* \$ 90$ |
| :--- | :--- | :--- | :--- |
| F757: | 0590 | ORA | $* \$ 90$ |
| F759: | 8590 | STA | $* \$ 90$ |
| F75B: | 60 | RTS |  |

******************************
F75C: 85 9D STA * \$9D

F75E: 60 RTS
******************************

F75F: 8D OE 0A STA \$0A0E
F762: 60
RTS

| F763: | 90 | 06 |  | BCC | $\$ F 76 B$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F765: | AE | 07 | $0 A$ | LDX | $\$ 0 A 07$ |
| F768: | AC | 08 | $0 A$ | LDY | $\$ 0 A 08$ |
| F76B: | 8 E | 07 | $0 A$ | STX | $\$ 0 A 07$ |
| F76E: | $8 C$ | 08 | $0 A$ | STY | $\$ 0 A 08$ |
| F771: | 60 |  |  | RTS |  |


| F772: | 90 | 06 |  | BCC | $\$ F 77 A$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F774: | AE | 05 | $0 A$ | LDX | $\$ 0 A 05$ |
| F777: | AC | 06 | $0 A$ | LDY | $\$ 0 A 06$ |
| F77A: | $8 E$ | 05 | $0 A$ | STX | $\$ 0 A 05$ |
| F77D: | $8 C$ | 06 | $0 A$ | STY | $\$ 0 A 06$ |

Match status to system status
Get system STATUS in acc Combine acc with system status Put in zero page for status Return from subroutine

Kernal routine: SETMSG Allow system/control messages

Z-P byte for system/control msg Return from subroutine

Kernal routine: SETTMO In order to allow timeout in IEEE bit 7 in acc to 1

Acc contents in IEEE timeout flag. Return from subroutine

Kernal routine: MEMTOP Set the upper memory end pointer

Carry $0=$ set $/$ Carry 1 = read Low addr RAM end in sys bank High addr RAM end in sys bank Low addr RAM end in sys bank High addr RAM end in sys bank Return from subroutine

Kernal routine: MEMBOT Set the lower memory end pointer

Carry $0=$ set $/$ Carry $1=$ read Low addr RAM start in sys bank Hi addr RAM start in sys bank Low addr RAM start in sys bank Hi addr RAM start in sys bank
F780: 60
******************************
F781: A2 00
F783: A0 D0
F785: 60


| F786: | 98 |  | TYA |  |
| :---: | :---: | :---: | :---: | :---: |
| F787: | A6 | 98 | LDX | * \$98 |
| F789: | CA |  | DEX |  |
| F78A: | 30 | OF | BMI | \$F79B |
| F78C: | DD | 7603 | CMP | \$0376, X |
| F78F: | D0 | F8 | BNE | \$F789 |
| F791: | 20 | 12 F 2 | JSR | \$F212 |
| F794: | AA |  | TAX |  |
| F795: | A5 | B8 | LDA | * \$B8 |
| F797: | A4 | B9 | LDY | * \$B9 |
| F799: | 18 |  | CLC |  |
| F79A: | 60 |  | RTS |  |

F79B: 38 SEC
F79C: 60 RTS
******************************

Return from subroutine
Kernal routine: IOBASE
Pass address low of I/O range Pass address high of I/O range Return from subroutine

Kernal routine: LKUPSA Search in SA table for SA

Put the SA to search for in acc Get number of open files Decrement by 1 , used as index All comparisons negative, exit Cmp with hi byte from SA table Not found, next comparison Get LFN,DA,SA from table correspomding to X
Copy found DA into $X$
Get logical file number in acc
Get secondary address in $Y$
Carry clear = marker for found
Return from subroutine
Exit from LKUPSA if not found
Carry set = marker for not found Return from subroutine

Kernal routine: LKUPLA Search in LFN table for LFN

Store LFN value to search in X Set status OK, search LFN table Found, update the z-page, exit Not found, exit with err marker
*******************************

| F7A5: | BD F0 F7 | LDA | \$F7F0, X |
| :--- | :--- | :--- | :--- |
| F7A8: | 29 FE | AND | $\# \$ F E$ |
| F7AA: | AA | TAX |  |
| F7AB: | $4 C$ F0 03 | JMP | $\$ 03 F 0$ |

******************************

| F7AE: | $8 E$ 35 0A | STX | \$0A35 |
| :--- | :--- | :--- | :--- | :--- |
| F7B1: | A6 C7 | LDX | $\star$ \$C7 |

******************************

| F7BC: | A2 | AC |  | LDX | \# |  | SAC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F7BE: | 2 C |  |  | .Byte |  |  | \$2C |
| F7BF: | A2 | AE |  | LDX | \# |  | \$AE |
| F7C1: | 8E | B9 | 02 | STX |  |  | 2B9 |
| F7C4: | A6 | C6 |  | LDX |  |  | \$C6 |
| F7C6: | 4C | DA | F7 | JMP |  |  | DA |

F7C9: A9 AE
F7CB: 2C
F7CC: A9 AC
F7CE: A6 C6

LDA \# \$AE
.Byte \$2C
LDA \# \$AC
LDX * \$C6

Kernal routine: DMA-CALL
Get x indexed value-config table Mask out bit 0 -I/O, D000-DFFF Copy config value to X-reg Jump to low bank DMA routine

FETCH for chars from filename
Store contents of X-reg Bank \# for current filename (BB,BC)
Put in acc \$BB for FETVEC Rout. INDFET:
LDA(fetvec), Y any bank Get old contents of X-reg back Return from subroutine

STASH routine for LSV operations

Pointer to LSV I/O addr 1 (lo) Skip to \$F7C1
Pointer to LSV I/O addr 2 (lo)
Put contents X-reg in STATVEC
Bank \# of the current LSV call Rout. INDSTA:
STA(stavec), Y any bank
FETCH routine for LSV operations

Pointer for LSV I/O addr 1 (lo) Skip to \$F7CE
Pointer to LSV I/O addr 2 (lo) Bank \# of current LSV calls

| F7D0: | 8D AA | 02 | STA | \$02AA |
| :---: | :---: | :---: | :---: | :---: |
| F7D3: | BD F0 | F7 | LDA | \$F7F0, X |
| F7D6: | AA |  | TAX |  |
| F7D7: | 4C A2 | 02 | JMP | \$02A2 |
| ****************************** |  |  |  |  |
| F7DA: | 48 |  | PHA |  |
| F7DB: | BD FO | F7 | LDA | \$F7F0, X |
| F7DE: | AA |  | TAX |  |
| F7DF : | 68 |  | PLA |  |
| F7E0: | 4C AF | 02 | JMP | \$02AF |


| ****************************** |  |  |
| :--- | :--- | :--- | :--- |
|  |  |  |
| F7E3: 48 | PHA |  |
| F7E4: BD F0 F7 | LDA | \$F7F0, X |
| F7E7: AA | TAX |  |
| F7E8: 68 | PLA |  |
| F7E9: 4C BE 02 | JMP $\$ 02 \mathrm{BE}$ |  |



| F7EC: | BD F0 F7 | LDA | $\$ F 7 F 0, X$ |
| :--- | :--- | :--- | :--- |
| F7EF: | 60 | RTS |  |

Preparation for FETCH routine
Place acc contents in FETVEC Load config value determined By X from table and to X-reg FETCH Rout.: LDA any bank

Preparation for STASH routine
Store acc contents for STA cmd
Load config value determined By $\mathbf{X}$ from table and to X -reg Load acc contents for STA cmd STASH rout. :STA in any bank

Preparation of CMPFAR routine
Store acc contents for compare Get the config value determined by X from the table Get acc contents for compare CMPARE routine: CMP with any bank

Kernal routine: GETCFG Load X with defined config value

Load X with defined config value. Return from subroutine


| F7F0: | 3F | (\% | 0011 | 1111) |
| :---: | :---: | :---: | :---: | :---: |
| F7F1: | 7F | (\% | 0111 | 1111) |
| F7F2: | BF | (\% | 1011 | 1111) |
| F7F3: | FF | (\% | 1111 | 1111) |
| F7F4: | 16 | (\% | 0001 | 0110) |
| F7F5: | 56 | (\% | 0101 | 0110) |
| F7F6: | 96 | (\% | 1001 | 0110) |
| F7F7: | D6 | (\%) | 1101 | 0110) |
| F7F8: | 2A | (\% | 0010 | 1010) |
| F7F9: | 6A | (\%) | 0110 | 1010) |
| F7FA: | AA | (\%) | 1010 | 1010) |
| F7FB: | EA | (\% | 1110 | 1010) |
| F7FC: | 06 | (\%) | 0000 | 0110) |
| F7FD: | OA | (\% | 0000 | 1010) |
| F7FE: | 01 | (\% | 0000 | 0001) |
| F7FF: | 00 | (\% | 0000 | 0000) |



| F800: | AD 00 FF | LDA | $\$ F F 00$ |  |
| :--- | :--- | :--- | :--- | :--- |
| F803: | 8 E 00 FF | STX | $\$ F F 00$ |  |
| F806: | AA |  | TAX |  |
| F807: | B1 FF | LDA | $(\$ F F), Y$ |  |
| F809: | $8 E 00$ | FF | STX | $\$ F F 00$ |
| F80C: | 60 |  | RTS |  |


| F80D: | 48 |  | PHA |  |
| :--- | :--- | :--- | :--- | :--- |
| F80E: | AD 00 FF | LDA | $\$ F F 00$ |  |
| F811: | 8 E | 00 FF | STX | $\$ \mathrm{FF} 00$ |
| F814: | AA |  | TAX |  |
| F815: | 68 |  | PLA |  |

Configuration table for all "far" operations

Bit 0: $0=\mathrm{I} / \mathrm{O}$ area $\$ \mathrm{D} 000-\$ \mathrm{DFFF}$
$1=$ RAM/ROM area
Bit 1: $0=$ ROM in $\$ 4000-\$ 7 F F F$
$1=$ RAM in $\$ 4000-\$ 7 \mathrm{FFF}$
Bit 3,2: $00=$ System ROM \$8000-\$BFFF
01 = Internal function ROM
$10=$ External function ROM
$11=$ RAM area
Bit 5,4: 00 = System ROM \$C000-\$FFFF
01 = Internal function ROM
$10=$ External function ROM
$11=$ RAM area
Bit 7,6: $00=$ RAM bank 0
01 = RAM bank 1
$10=$ RAM bank $2($ bank 0$)$
11 = RAM bank 3 (bank 1)
ROM copy of FETCH routine (\$02A2)

Save current config value in A Set new config value via $X$ Transfer old value to $\mathbf{X}$ !!! LDA (Fetvec) ,Y Restore old configuration Return from subroutine

ROM copy of STASH routine (\$02AF)

Save acc contents for STA
Save current config value in A Set new config value via $X$ Transfer old value to $X$ Get the STA value back

| F816: | 91 FF | STA | $(\$ F F), \mathrm{Y}$ |
| :--- | :--- | :--- | :--- |
| F818: | 8 E 00 FF | STX | $\$ F F 00$ |
| F81B: | 60 | RTS |  |



| F81C: | 48 | PHA |  |
| :--- | :--- | :--- | :--- |
| F81D: | AD 00 FF | LDA | $\$ F F 00$ |
| F820: | $8 E 00 \mathrm{FF}$ | STX | $\$ F F 00$ |
| F823: | AA | TAX |  |
| F824: | 68 | PLA |  |
| F825: | D1 FF | CMP | $(\$ F F), Y$ |
| F827: | $8 E 00$ FF | STX | $\$ F F 00$ |
| F82A: | 60 |  | RTS |


| F82B: | 20 | E3 02 | JSR | $\$ 02 \mathrm{E} 3$ |
| :--- | :--- | :--- | :--- | :--- |
| F82E: | 85 | 06 |  | STA |$* \$ 06$


| F841: | A2 00 | LDX | $\# \$ 00$ |
| :--- | :--- | :--- | :--- |
| F843: | B5 03 | LDA | $* \$ 03, X$ |
| F845: | 48 | PHA |  |
| F846: | E8 | INX |  |
| F847: | E0 03 | CPX $\# \$ 03$ |  |

!!! STA (Stavec) ,Y
Restore old config value
Return from subroutine
ROM copy of CMPARE routine (\$02BE)

Save comparison value for CMP
Save current config value in A
Set new config value via X
Transfer old value to $\mathbf{X}$
Get CMP comparison value back
!!! CMP (Cmpvec) ,Y
Restore old config
Return from subroutine
ROM copy of JSRFAR routine (\$02CD)

JMPFAR rout.:JMP to any bank Save acc in Z-P acc storage Save X-reg in Z-P X-reg storage Save Y-reg in Z-P Y-reg storage Save processor status on stack Get status in acc
And save in Z-P status storage Stack pointer via X
Save in Z-P stack ptr storage Load configuration reg with $\$ 00$ And enable all system ROMs Return from subroutine

## ROM copy of JMPFAR routine (\$02E3)

In this loop, the values placed in Zero page (bytes \$03-\$04-\$05) for the program counter and processor status are placed on $t$ the stack. They are required for

| F849: | 90 F8 | BCC | $\$ F 843$ |
| :--- | :--- | :--- | :--- |
| F84B: | A6 02 | LDX | $\star \$ 02$ |
| F84D: | 20 6B FF | JSR | $\$ F F 6 B$ |
| F850: | 8D 00 FF | STA | $\$ F F 00$ |
| F853: | A5 06 | LDA | $\star \$ 06$ |
| F855: | A6 07 | LDX | $\star \$ 07$ |
| F857: | A4 08 | LDY | $\star \$ 08$ |
| F859: | 40 | RTI |  |



| F85A: | AE 00 | FF | LDX | $\$ F F 00$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F85D: | 8 C | 01 DF | STY | $\$ D F 01$ |
| F860: | 8 D 00 FF | STA | $\$ F F 00$ |  |
| F863: | 8 E 00 FF | STX | $\$ F F 00$ |  |
| F866: | 60 |  | RTS |  |


| F867: | 78 |  |  | SEI |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F868: | A2 | 03 |  | LDX | \# \$03 |
| F86A: | 8E | C0 | OA | STX | \$0AC0 |
| F86D: | AE | C0 | OA | LDX | \$0AC0 |
| F870: | BD | C1 | OA | LDA | \$0AC1, X |
| F873: | F0 | 11 |  | BEQ | \$F886 |
| F875: | A0 | 00 |  | LDY | \# \$00 |
| F877: | BD | BC | E2 | LDA | \$E2BC, X |
| F87A: | 85 | 03 |  | STA | * \$03 |
| F87C: | 84 | 04 |  | STY | * \$04 |
| F87E: | BD | C0 | E2 | LDA | \$E2C0, X |
| F881: | 85 | 02 |  | STA | * \$02 |
| F883: | 20 | CD | 02 | JSR | \$02CD |
| F886: | CE | C0 | OA | DEC | \$0AC0 |
| F889: | 10 | E2 |  | BPL | \$F86D |
| F88B: | 58 |  |  | CLI |  |
| F88C: | A2 | 08 |  | LDX | \# \$08 |
| F88E: | A9 | 30 |  | LDA | \# \$30 |
| F890: | 85 | BF |  | STA | * \$BF |

the RTI at the end of the routine Load bank pntr for config displ. Kernal GETCFG: config value from table. Set config register Get zero-page acc storage Get zero-page X-reg storage
Get zero-page Y-reg storage Jump to prg counter address

Copy of routine in (\$03F0)
Get configuration regi in X-reg Set DMA controller ctrl register Load config register with acc Load config register with X-reg Return from subroutine

Kernal routine: PHOENIX Old cold-start routines

Disable system interrupts
Initialize bank and displ. pntrs
For external card to \#3
Get displacement pntr in X-reg
Check ID table for cart. spaces
Table entry = 0: not "logged in"
Set entry address low to $\$ 00$
Get entry addr high from table
Store entry addr high in PC hi Store entry address low in PC lo
Get bank value from bank table
Store it in Z-P bank storage
JSRFAR rout.: JSR to any bank +RTS
Dec. displacement pointer by 1
Check all 4 cartridge areas
Enable system interrupts
Device addr for boot-load (8)
Load acc with character < 0 >
Zero-page byte for serial buffer

| F892: | 86 | BA | STX | * \$BA | Set device address for disk 8 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F894: | 8A |  | TXA |  | Copy device addr (8) into acc |
| F895: | 20 | 3D F2 | JSR | \$F23D | Set standard I/O devices |
| F898: | A2 | 00 | LDX | \# \$00 | Init. length entr for boot-load |
| F89A: | 86 | 9 F | STX | * \$9F | Filename with \#0 |
| F89C: | 86 | C2 | STX | * \$C2 | Set sector \# for boot load (\$00) |
| F89E: | E8 |  | INX |  | Increment init. counter by 1 |
| F89F: | 86 | C1 | STX | \$C1 | Set track \# for boot load (\$01) |
| F8A1: | C8 |  | IN |  | Increment Y loop register by 1 |
| F8A2: | D0 | FD | BNE | \$F8A1 | Loop 256 times, until reg is zero |
| F8A4: | E8 |  | INX |  | Increment X loop register by 1 |
| F8A5: | D0 | FA | BNE | \$F8A1 | Loop 256 times, until reg is zero |
| F8A7: | A2 | OC | LDX | \# \$0C | Displace pointer for DOS buffer |
| F8A9: | BD | 08 FA | LDA | \$FA08, X | Get char of DOS BOOT cmd |
| F8AC: | 9 D | 0001 | STA | \$0100, $x$ | And copy into DOS string buffer |
| F8AF: | CA |  | DEX |  | Dec. displacement pointer by 1 |
| F8B0: | 10 | F7 | BPL | \$F8A9 | Loop until 13 chars transferred |
| F8B2 : | A5 | BF | LDA | * \$BF | Get drive \# from Z-P storage |
| F8B4: | 8D | 0601 | STA | \$0106 | And put in DOS buffer |
| F8B7: | A9 | 00 | LDA | \# \$00 | Bank \# for current LSV call |
| F8B9: | A2 | 0F | LDX | \# \$0F | Bank \# for current filename |
| F8BB: | 20 | 3F F7 | JSR | \$F73F | Routine SETBNK: Bank for LSV+filename |
| F8BE: | A9 | 01 | LDA | \# \$01 | Set length of filename to 1 |
| F8C0: | A2 | 15 | LDX | \# \$15 | Addr low of filename (=FA15) |
| F8C2: | A0 | FA | LDY | \# \$FA | Addr of high filename ("I') |
| F8C4: | 20 | 31 F7 | JSR | \$F731 | Routine SETNAM: Set filename |
| F8C7: | A9 | 00 | LDA | \# \$00 | Logical file number in acc (0) |
| F8C9: | A0 | OF | LDY | \# \$0F | Secondary addr in Y-reg |
| F8CB: | A6 | BA | LDX | * \$BA | Set device addr in X-reg |
| F8CD: | 20 | $38 \mathrm{F7}$ | JSR | \$F738 | Routine SETLFS: Set file param |
| F8D0: | 20 | CO FF | JSR | \$FFC0 | Kernal OPEN: Open file 0,8,15,"I" |
| F8D3: | B0 | 16 | BCS | \$F8EB | Error encoutnered, end boot load |
| F8D5: | A9 | 01 | LDA | \# \$01 | Set length of filename to 1 |
| F8D7: | A2 | 16 | LDX | \# \$16 | Addr low of filename (=FA16) |
| F8D9: | A0 | FA | LDY | \# \$5A | Add high of filename ("\#") |
| F8DB: | 20 | $31 \mathrm{F7}$ | JSR | \$F731 | Routine SETNAM: Set filename |
| F8DE: | A9 | OD | LDA | \# \$0D | Logical file number in acc (13) |
| F8E0: | A8 |  | TAY |  | And set as sec. address (13) |


| F8E1: | A6 BA | LDX | $\star$ \$BA |
| :--- | :--- | :--- | :--- |
| F8E3: | 20 | 38 | F7 |
| F8E6: | 20 | JSR | FF738 |
|  |  |  | JSR | \$FFC0

F90B: OD 42 4F 4 F 5449 4E 47
F913: 2000
******************************

| F915: | BD | 00 | OB | LDA | \$0B00, X |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F918: | 95 | A9 |  | STA | * \$A9, X |
| F91A: | E8 |  |  | INX |  |
| F91B: | E0 | 07 |  | CPX | \# \$07 |
| F91D: | 90 | F6 |  | BCC | \$F915 |
| F91F: | BD | 00 | OB | LDA | \$0B00, X |
| F922: | F0 | 06 |  | BEQ | \$F92A |
| F924: | 20 | D2 | FF | JSR | \$FFD2 |
| F927: | E8 |  |  | INX |  |
| F928: | D0 | F5 |  | BNE | \$F91F |
| F92A: | 86 | 9E |  | STX | * \$9E |
| F92C: | 20 | 17 | FA | JSR | \$FA17 |

Get device address in X-reg Routine SETLFS: Set file param Kernal OPEN: open file 13,8,13,"\#"
All clear, then continue boot load Initialize disk, then RTS
Initialize the 2-byte zero-page
Pointer (\$AC-\$AD) with the
Start address of the
System cassette buffer (\$0B00)
Load start sctr 0100 in cass buff
Clear loop and displ. pointer
Check the first 3 bytes of the Start sector read from the disk Into the cassette buffer for the Auto-start code ( $<\mathrm{C}><\mathrm{B}><\mathrm{M}>$ ). If found, then it is a boot prgm

Kernal PRIMM: Output string
Kernal constant for BOOTING message
<CR> <B> <O> <O> <T> <I> <N> <G> <space>

Set pointer and boot status
Get 4 address load pointers from BOOT sector at address \$0B03 and init. the 2 zero-page address Pointers in \$AC-\$AD/ \$AE-\$AF Loop until pointers are loaded Get output char from cass buffer The value $\$ 00$ is the end marker Kernal BSOUT: Output a char Incr displ. to cassette buffer by 1 Uncond. jump to char output Store displ. to cassette buffer Kernal PRIMM: Output string
******************************

```
F92F: 2E 2E 2E 0D 00
******************************
```

F932: OD 00 A5 ORA $\$ A 500$
F935: AE 85 C6 LDX \$C685
F938: A5 AF LDA * \$AF
F93A: F0 09 BEQ \$F945
F93C: C6 AF DEC * \$AF
F93E: 20 B3 F9 JSR \$F9B3
F941: E6 AD INC * \$AD
F943: D0 F3 BNE \$F938
F945: 20 8B F9 JSR \$F98B
F948: A6 9E LDX * $\$ 9 \mathrm{E}$

F94A: 2C
F94B: E6 9F INX * $\$ 9 \mathrm{~F}$

F94D: E8 INX
F94E: BD 00 0B LDA $\$ 0 B 00, \mathrm{X}$

F951: D0 F8
F953: E8
F954: 8604
F956: A6 9E
F958: A9 3A
F95A: 9D 00 0B
F95D: CA
F95E: A5 BF
F960: $\quad$ 9D 00 0B
F963: 86 9E
F965: A6 9F
F967: F0 15
F969: E8
BNE \$F94B
INX
STX * \$04
LDX * \$9E
LDA \# \$3A
STA $\$ 0 B 00, \mathrm{X}$
DEX
LDA * $\$ \mathrm{BF}$
STA $\$ 0 B 00, \mathrm{X}$
STX * \$9E
LDX * \$9F
BEQ \$F97E

F96A: E8 INX
F96B: 8A TXA

| F96C: | A6 9E | LDX | $* \$ 9 E$ |
| :--- | :--- | :--- | :--- |
| F96E: | A0 0B | LDY | $\# \$ 0 B$ |
| F970: | 20 31 F7 | JSR | \$F731 |
| F973: | A9 00 | LDA | $\# \$ 00$ |
| F975: | AA | TAX |  |

BOOTING message constants
<.> <.> <.> <CR>
BOOT routine
Bank pntr BOOT sector in bank
Copy pointer for STASH routine Get cntr for \#of BOOT blocks All BOOT blocks read, then exit Decr. boot block counter by 1
Load next track/sector from disk Increment load addr high by 1
Jump to read next block
Initialize disk to BOOT
Displacement to cassette buffer
Skip to \$F94D
Incr. filename length counter
Set displ. to char after 0 code
Get char after 0 code (filename)
Not zero, continue read
Set displ. to char after 0 code
And place in PC lo pointer
Displ. to char before filename
Replace 0 with <:>
And put in front of filename
Set displ. to character before <:>
ASCII character of drive spec
Put <0:xxxx> front of filename
Save low address of filename
Get length of filename
No filename present, then skip Incr. filename length ptr by 2
Because $<0$ : $>$ included in count
Copy length of filename to $A$
Get address low of filename Set address high of filename Routine SETNAM: Set filename Initialize acc \& X-reg with $\$ 00$ for the SETBNK routine

| F976: | 20 | 3F F7 | JSR | \$F73F |
| :---: | :---: | :---: | :---: | :---: |
| F979: | A9 | 00 | LDA | \# \$00 |
| F97B: | 20 | 69 F 2 | JSR | \$F269 |
| F97E: | A9 | 0B | LDA | \# \$0B |
| F980: | 85 | 03 | STA | * \$03 |
| F982: | A9 | OF | LDA | \# \$0F |
| F984: | 85 | 02 | STA | * \$02 |
| F986: | 20 | CD 02 | JSR | \$02CD |
| F989: | 18 |  | CLC |  |
| F98A: | 60 |  | RTS |  |



F98B: 08
F98C: 48
F98D: 20 CC FF
F990: A9 0D
F992: 18
F993: 20 C 3 FF
F996: A2 00
F998: 20 C 9 FF
F99B: B0 0A
F99D: A9 55
F99F: 20 D2 FF
F9A2: A9 49
F9A4: 20 D 2 FF
F9A7: 20 CC FF
F9AA: A9 00
F9AC: 38
F9AD: 20 C 3 FF
F9B0: 68
F9B1: 28
F9B2: 60

PHP
PHA
JSR \$FFCC
LDA \# \$OD
CLC
JSR \$FFC3
LDX \# \$00
JSR \$FFC9
BCS \$F9A7
LDA \# \$55
JSR \$FFD2
LDA \# \$49
JSR \$FFD2
JSR \$FFCC
LDA \# \$00
SEC
JSR \$FFC3
PLA
PLP
RTS

Routine SETBNK: bank for LSV+filename
Set acc as "LOAD" marker Jump to kernal LOAD vector Set the Z-P storage for PC hi To \$0B (cassette buffer) Set the Z-P pointer to the value \$0F (system ROM) JSRFAR rout.: JSR bank +RTS Clear carry for OK indicator Return from subroutine

## Floppy init. for BOOTING

Save processor status on stack
Save acc contents on stack
Kernal CLRCH: Reset I/O chnls
Close logical file number (13)
Set carry to "everything OK"
Kernal CLOSE: Close file
Set logical file (0) to output
Kernal CKOUT: Set output chnl
If error, then close again
Load acc with character <U>
Kernal BSOUT: Output a char
Load acc with character <I>
Kernal BSOUT: Output a char
Kernal CLRCH: Reset I/O chnls
Close logical file number (0)
Set carry to "everything OK"
Kernal CLOSE: Close file
Get acc contents from stack
Get old processor status
Return from subroutine


| F9B3: | A6 | C2 | LDX | * \$C2 |
| :---: | :---: | :---: | :---: | :---: |
| F9B5: | E8 |  | INX |  |
| F9B6: | E0 | 15 | CPX | \# \$15 |
| F9B8: | 90 | 04 | BCC | \$F9BE |
| F9BA: | A2 | 00 | LDX | \# \$00 |
| F9BC: | E6 | C1 | INC | * \$C1 |
| F9BE: | 86 | C2 | STX | * \$C2 |
| F9C0: | 8A |  | TXA |  |
| F9C1: | 20 | FB F9 | JSR | \$F9FB |
| F9C4: | 8D | 0001 | STA | \$0100 |
| F9C7: | 8E | 0101 | STX | \$0101 |
| F9CA: | A5 | C1 | LDA | * \$C1 |
| F9CC: | 20 | FB F9 | JSR | \$F9FB |
| F9CF: | 8D | 0301 | STA | \$0103 |
| F9D2: | 8E | 0401 | STX | \$0104 |
| F9D5: | A2 | 00 | LDX | \# \$00 |
| F9D7: | 20 | C9 FF | JSR | \$FFC9 |
| F9DA: | A2 | OC | LDX | \# \$0C |
| F9DC: | BD | 0001 | LDA | \$0100, X |
| F9DF: | 20 | D 2 FF | JSR | \$FFD2 |
| F9E2: | CA |  | DEX |  |
| F9E3: | 10 | F7 | BPL | \$F9DC |
| F9E5: | 20 | CC FF | JSR | \$FFCC |
| F9E8: | A2 | OD | LDX | \# \$0D |
| F9EA: | 20 | C6 FF | JSR | \$FFC6 |
| F9ED: | A0 | 00 | LDY | \# \$00 |
| F9EF: | 20 | CF FF | JSR | \$FFCF |
| F9F2: | 20 | BC F7 | JSR | \$F7BC |
| F9F5: | C8 |  | INY |  |
| F9F6: | D0 | F7 | BNE | \$F9EF |
| F9F8: | 4 C | CC FF | JMP | \$FFCC |

Reset track and sector in DOS output buffer and load sectpr

Get sector \# from z-page storage Increment sector by 1
Check for valid sector number Sector \# less than 21, then OK Load value for sector number 0 Increment track number by 1 Reset zero-page sector number Copy sector number in acc an Convert sector to 2-byte ASCII Put sector \# low in DOS buffer Put sector \# high in DOS buffer Load acc with track \# from Z-P Convert track to 2-byte ASCII Put track \# low in DOS buffer Put track \# high in DOS buffer Set logical file \#0 fro CKOUT Kernal CKOUT: Set output chnl Output 13 char from DOS buffer Get 1 char from DOS output buf Kernal BSOUT: Output a char Loop counter to DOS buffer -1 Loop until 13 characters output Kernal CLRCH: Reset I/O chnls Set logical file (13) to input Kernal CHKIN: Set input chnl Displ. for STASH routine to \#0 Kernal BASIN: Read a character STASH routine for LSV operat. Incr. STASH displ. pointer by 1 Loop until 256 bytes read Kernal CLRCH: Reset I/O chnls

| F9FB: | A2 30 | LDX | $\# \$ 30$ |
| :--- | :--- | :--- | :--- |
| F9FD: | 38 | SEC |  |
| F9FE: | E9 0A | SBC | $\# \$ 0 A$ |
| FA00: | 9003 | BCC | \$FA05 |
| FA02: | E8 | INX |  |
| FA03: | B0 F9 | BCS | $\$ F 9 F E$ |
| FA05: | $693 A$ | ADC | $\# \$ 3 A$ |
| FA07: | 60 | RTS |  |

*******************************

FA08: $\begin{array}{llllllll}30 & 30 & 20 & 31 & 30 & 20 & 30 & 20\end{array}$
FA10: 3331 3A 31554923

| FA17: | 48 |  | PHA |  |
| :---: | :---: | :---: | :---: | :---: |
| FA18: | 8A |  | TXA |  |
| FA19: | 48 |  | PHA |  |
| FA1A: | 98 |  | TYA |  |
| FA1B: | 48 |  | PHA |  |
| FA1C: | A0 | 00 | LDY | \# \$00 |
| FA1E: | BA |  | TSX |  |
| FA1F: | FE | 0401 | INC | \$0104, X |
| FA22: | D0 | 03 | BNE | \$FA27 |
| FA24: | FE | 0501 | INC | \$0105, X |
| FA27: | BD | 0401 | LDA | \$0104, X |
| FA2A: | 85 | CE | STA | * \$CE |
| FA2C: | BD | 0501 | LDA | \$0105, X |
| FA2F: | 85 | CF | STA | * \$CF |
| FA31: | B1 | CE | LDA | (\$CE), Y |
| FA33: | F0 | 05 | BEQ | \$FA3A |
| FA35: | 20 | D 2 FF | JSR | \$FFD2 |
| FA38: | 90 | E4 | BCC | \$FA1E |
| FA3A: | 68 |  | PLA |  |

Process acc contents as 2-byte ACSII(X=hi,A=lo) (only to\#99)

ASCII value for char $<0>$ to X
Set carry for subtraction
Subtract dec 10 from acc
Carry clear, then underflow, exit Increment ASCII hi char by 1
Unconditional jump
Underflow, create ASCII lo Return from subroutine

Kernal constant for BOOT-LOAD
$<0><0\rangle<><1\rangle<0><><0><>$
$<3><1><:><1><U><\mathrm{I}\rangle<\#>$

Kernal routine: PRIMM Output the test following JSR

Store acc contents on stack
Save current X-reg contents on Stack via acc
Save current Y-reg contents on
Stack via acc
Load displacement pntr with $\$ 00$
Load stack pointer into $X$
Lo byte of RTS addr in stack+1
No overflow, skip
Hi byte of RTS addr in stack +1
Put lo byte of RTS addr in stack
In Z-P (for post-indexed addr)
Put hi byte of RTS addr in stack
In Z-P (for post-indexed addr) Get byte from RTS addr + Y-reg-
$\$ 00=$ end marker, then exit rout
Kernal BSOUT: Output char
No error, then next character
Get a byte from the stack and

| FA3B: | A8 | TAY |
| :--- | :--- | :--- |
| FA3C: | 68 | PLA |
| FA3D $:$ | AA | TAX |
| FA3E : | 68 | PLA |
| FA3F : | 60 | RTS |

*******************************

| FA40: | D8 |  | CLD |  |
| :---: | :---: | :---: | :---: | :---: |
| FA41: | A9 | 7F | LDA | \# \$7F |
| FA43: | 8D | OD DD | STA | \$DD0D |
| FA46: | AC | OD DD | LDY | \$DD0D |
| FA49: | 30 | 14 | BMI | \$FA5F |
| FA4B: | 20 | 3D F6 | JSR | \$F63D |
| FA4E: | 20 | E1 FF | JSR | \$FFE1 |
| FA51: | D0 | 0C | BNE | \$FA5F |
| FA53: | 20 | 56 E0 | JSR | \$E056 |
| FA56: | 20 | 09 E 1 | JSR | \$E109 |
| FA59: | 20 | 00 CO | JSR | \$C000 |
| FA5C: | 6 C | 00 OA | JMP | (\$0A00) |
| FA5F: | 20 | 05 E 8 | JSR | \$E805 |
| FA62 : | 4C | 33 FF | JMP | \$FF33 |

*******************************

| FA65: | D8 |  |  | CLD |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| FA66: | 20 | 24 | C0 | JSR | \$C024 |
| FA69: | 90 | 12 |  | BCC | \$FA7D |
| FA6B: | 20 | F8 | F5 | JSR | \$F5F8 |
| FA6E: | 20 | D0 | EE | JSR | \$EED0 |
| FA71: | AD | $0 D$ | DC | LDA | \$DC0D |
| FA74: | AD | 04 | $0 A$ | LDA | $\$ 0 A 04$ |
| FA77: | $4 A$ |  |  | LSR | A |
| FA78: | 90 | 03 |  | BCC | \$FA7D |
| FA7A: | 20 | 06 | 40 | JSR | $\$ 4006$ |
| FA7D: | $4 C$ | 33 | FF | JMP | $\$ F F 33$ |

Restore old contents of Y-reg Get a byte from the stack and Restore old contents of X-reg
Restore old acc contents Return from subroutine

NMI routine
Reset decimal mode
Set NMI marker
Clear NMI possibility
Read and clear flags
Check if RS-23 is active Read shift RUN/STOP
Kernal STOP: Test STOP key
Not pressed, then skip I/O init
Stand.vctrs for I/O+ interrupt
Initialize I/O
Init I/O and clear screen
BASIC warm-start-entry (\$4003)
Jump to NMI rout. for RS-232
Return to the $\mathbb{R Q}$ calling routine
IRQ routine
Reset decimal mode
Entry to editor IRQ routine Exit IRQ for raster interrupt Rout. UDTIM:Set 24hr clk Check recorder-keyboard Get CIA interrupt control reg.
Get sy NMI/reset status pointer
Check if bit 0 is cleared
Yes, then back to IRQ routine
BASIC IRQ entry
Return to the $\mathbb{R Q}$ calling routine

| FA80: | 14 | $0 D$ | $1 D$ | 88 | 85 | 86 | 87 | 11 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FA88: | 33 | 57 | 41 | 34 | $5 A$ | 53 | 45 | 01 |
| FA90: | 35 | 52 | 44 | 36 | 43 | 46 | 54 | 58 |
| FA98: | 37 | 59 | 47 | 38 | 42 | 48 | 55 | 56 |
| FAA0: | 39 | 49 | 4 A | 30 | 4 D | 4 B | 4 F | 4 E |
| FAA8: | 2 B | 50 | 4 C | 2 D | 2 E | 3 A | 40 | 2 C |
| FAB0: | 5 C | 2 A | 3 B | 13 | 01 | $3 D$ | 5 E | 2 F |
| FAB8: | 31 | 5 F | 04 | 32 | 20 | 02 | 51 | 03 |
| FAC0: | 84 | 38 | 35 | 09 | 32 | 34 | 37 | 31 |
| FAC8: | 1 B | 2 B | 2 D | 0 A | 0 D | 36 | 39 | 33 |
| FAD0: | 08 | 30 | 2 E | 91 | 11 | $9 D$ | $1 D$ | FF |
| FAD8: | FF |  |  |  |  |  |  |  |

******************************

FAD9: 94 8D 9D 8C 89 8A 8B 91
FAE1: 23 D7 C1 24 DA D3 C5 01
FAE9: 25 D2 C4 26 C3 C6 D4 D8
FAF1: 27 D9 C7 28 C2 C8 D5 D6
FAF9: 29 C 9 CA 30 CD CB CF CE
FB01: DB D0 CC DD 3E 5B BA 3C
FB09: A9 C0 5D 9301 3D DE 3F
FB11: 21 5F 0422 A0 02 D1 83
FB19: 8438351832343731
FB21: 1B 2B 2D OA 8D 363933
FB29: 08 30 2E 9111 9D 1D FF
FB31: FF

```
FB32: }94\mathrm{ 8D 9D 8C 89 8A 8B 91
FB3A: 96 B3 B0 97 AD AE B1 01
FB42: 98 B2 AC 99 BC BB A3 BD
FB4A: 9A B7 A5 9B BF B4 B8 BE
FB52: 29 A2 B5 30 A7 A1 B9 AA
FB5A: A6 AF B6 DC 3E 5B A4 3C
FB62: A8 DF 5D 93 01 3D DE 3F
FB6A: 81 5F 04 95 A0 02 AB 03
```

Keybaord decoder table 1a ASCII character set normal

Keyboard decoder table 2a ASCII character set with shift

Keyboard decoder table 3a ASCII character set with C=

| FB72: | 84 | 38 | 35 | 18 | 32 | 34 | 37 | 31 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FB7A: | 1 B | 2 B | 2 D | 0 A | 8 D | 36 | 39 | 33 |
| FB82: | 08 | 30 | 2 E | 91 | 11 | $9 D$ | $1 D$ | FF |
| FB8A: | FF |  |  |  |  |  |  |  |

FB8A: FF


| FB8B: | FF | FF | FF | FF | FF | FF | FF | FF |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FB93: | 1 C | 17 | 01 | 9 F | 1 A | 13 | 05 | FF |
| FB9B: | 9 C | 12 | 04 | 1 E | 03 | 06 | 14 | 18 |
| FBA3: | 1 F | 19 | 07 | 9 E | 02 | 08 | 15 | 16 |
| FBAB: | 12 | 09 | $0 A$ | 92 | $0 D$ | $0 B$ | 0 F | 0 E |
| FBB3: | FF | 10 | 0 C | FF | FF | 1 B | 00 | FF |
| FBBB: | 1 C | FF | 1 D | FF | FF | 1 F | 1 E | FF |
| FBC3: | 90 | 06 | FF | 05 | FF | FF | 11 | FF |
| FBCB: | 84 | 38 | 35 | 18 | 32 | 34 | 37 | 31 |
| FBD3: | 1 B | 2 B | 2 D | 0 A | 8 D | 36 | 39 | 33 |
| FBDB: | 08 | 30 | 2 E | 91 | 11 | $9 D$ | 1 D | FF |
| FBE3: | FF |  |  |  |  |  |  |  |

******************************

FBE4: 14 OD 1D 8885868711
FBEC: 33 D7 C1 34 DA D3 C5 01
FBF4: 35 D2 C4 36 C3 C6 D4 D8
FBFC: 37 D 9 C 738 C 2 C 8 D 5 D 6
FC04: 39 C 9 CA 30 CD CB CF CE
FCOC: 2B DO CC 2D 2E 3A 40 2C
FC14: 5C 2A 3B 1301 3D 5E 2F
FC1C: 315 F 043220025103
FC24: $\begin{array}{lllllllll}84 & 38 & 35 & 09 & 32 & 34 & 37 & 31\end{array}$
FC2C: 1B 2B 2D OA OD 363933
FC34: 08 30 2E 9111 9D 1D FF
FC3C: FF
******************************

FC3D: FF FF FF . . .
FC7D: . . . FF FF FF
FFEF: . . . FF FF FF

Keyboard decoder table 4a ASCII character set with CTRL

Keyboard decoder table 5a ASCII character set with ALT

## Free area

Free area U.S. Versions

| FC80: | $8 D$ C5 0A | STA | $\$ 0 A C 5$ |  |
| :--- | :--- | :--- | :--- | :--- |
| FC83: | $8 D 18$ | $D 4$ | STA | $\$ D 418$ |
| FC86: | 60 |  | RTS |  |



BIT \$0AC5
BMI \$FCC3
LDA * \$D3
AND \# \$10
BEQ \$FC9F
LDA \$033F
CMP \# \$FD
BEQ \$FCC3
LDA \# \$34
LDY \# \$FE
BNE \$FCAA
LDA \$033F
CMP \# \$FA
BEQ \$FCC3
LDA \# \$6F
LDY \# \$CO

International models only used to load International character sets

## Clear SID registers and edit pointers

Clear sys accent mode flag (A=0)
Clear SID volume register Return from subroutine

## Entry to kernal routine: KEY International models only

Test bit 7 of accent-mode flag Bit 7 set, construct accent Get current SHIFT pattern in acc Test bit 4 for ASCII-DIN switch If ASCII char set selected, skip Test, if the high addr of the first Decodertable points to DIN set Yes, then OK and skip Load X and A as pointers for the Vctr table to DIN decoder table Uncond. jump to load routine Test if the high addr of the first Decoder table points to ASCII set. Yes, then OK and skip Load X and A as pointers for the Vect table - ASCII decoder table

## Reset table set vector International models only

Save pointer to vector table low Save pointer to vector table high Loop counter for 6 vectors Get byte from ROM vector table Store it in the system vector table Decrement vector loop counter

| FCB6: | 10 | F8 | BPL | \$FCB0 | Loop until 6 vectors copied |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FCB8: | C8 |  | INY |  | Count Y-reg back up to zero |
| FCB9: | 8C | C5 0A | STY | \$0AC5 | And clear the accent-mode flag |
| FCBC: | 08 |  | PHP |  | Store processor status on stck |
| FCBD : | 78 |  | SEI |  | Disable system interrupts |
| FCBE: | 20 | OC CE | JSR | \$CEOC | Kernal routine: DLCHR |
| FCC1: | 28 |  | PLP |  | Get processor status back: CLI |
| FCC2: | 60 |  | RTS |  | Return from subroutine |
| *** | ** | *** | **** | ****** | Check the accent keys and generate combine accent International models only |


| FCC3: | 4 C | 5D C5 | JMP | \$C55D | Routine: read keyboard matrix |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FCC6: | AE | 3 F 03 | X | \$033F | Check if the high addres of first |
| FCC9: | E0 | FD | CPX | \# \$FD | Decoder table points to DIN set |
| FCCB: | D0 | 55 | BNE | \$FD22 | No, skip: Store keypress |
| FCCD : | AE | C5 OA | LDX | \$0AC5 | Check system accent-mode flag |
| FCD0: | 30 | 50 | BMI | \$FD22 | Bit 7 set, store keypress |
| FCD2: | F0 | 1D | BEQ | \$FCF1 | No accent set, then skip |
| FCD4: | BC | 45 FE | LD | \$FE45, X | Get value from combin. table |
| FCD7: | CA |  | DEX |  | Decrement table value by 1 |
| FCD8: | 88 |  | DEY |  | Displacement table -1 |
| FCD9 | 48 |  | PHA |  | Save character code on stack |
| FCDA: | 98 |  | TYA |  | Get displace from table in acc |
| FCDB: | DD | 45 FE | CMP | \$FE45, X | Compare with combination table |
| FCDE: | 68 |  | PLA |  | Get character code from stack |
| FCDF : | 90 | 08 | BCC | \$FCE9 | Combin. table searched, skip |
| FCE1: | D9 | 4A FE | CMP | \$FE4A, Y | Is it a combination character? |
| FCE4: | D0 | F2 | BNE | \$FCD8 | Continue searching comb. table |
| FCE6: | B9 | 65 FE | LDA | \$FE65, Y | Get character from table |
| FCE9: | 48 |  | PHA |  | Store character code from stack |
| FCEA: | 29 | 7F | AND | \# \$7F | Mask out bit 7, not RVS char |
| FCEC: | C9 | 20 | CMP | \# \$20 | Compare to space/shift space |
| FCEE : | 68 |  | PLA |  | Get char code back from stack |
| FCEF : | 90 | 23 | BCC | \$FD14 | Compare < \$20: disable ctrl char |
| FCF1: | A2 | 05 | LDX | \# \$05 | Loop counter for accent table |
| FCF3: | DD | 3 FFE | CMP | \$FE3F, X | Compare char with accent table |
| FCF6: | F0 | 03 | BEQ | \$FCFB | Character found in table, exit |
| FCF8: | CA |  | DEX |  | Decrement loop counter by 1 |


| FCF9 : | D0 | F8 |  | BNE | \$FCF3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FCFB: | 8E | C5 | OA | STX | \$0AC5 |
| FCFE: | E0 | 00 |  | CPX | \# \$00 |
| FD00: | F0 | 20 |  | BEQ | \$FD22 |
| FD02: | A8 |  |  | TAY |  |
| FD03: | 24 | F6 |  | BIT | * \$F6 |
| FD05: | 30 | OD |  | BMI | \$FD14 |
| FD07: | 24 | D7 |  | BIT | * \$D7 |
| FD09: | 10 | OA |  | BPL | \$FD15 |
| FD0B: | A2 | OA |  | LDX | \# \$0A |
| FDOD: | 20 | DA | $C D$ | JSR | \$CDDA |
| FD10: | 29 | 40 |  | AND | \# \$40 |
| FD12: | D0 | 06 |  | BNE | \$FD1A |
| FD14: | 60 |  |  | RI |  |

FD15: AD 27 OA
FD18: D0 FA
FD1A: 98
FD1B: 0940
FD1D: $297 F$
FD1F: 4C 2F CC
FD22: A6 D3
FD24: A4 D5
FD26: 6C 3C 03 JMP (\$033C)


LDA \$0A27
BNE \$FD14
TYA
ORA \# \$40
AND \# \$7F
JMP \$CC2F
LDX * \$D3
LDY * \$D5

Loop until all comp. performed Store displ.
Displ. = \#0, no accent present If zero, then store keypress
Copy character code in Y-reg Check if the auto-insert mode is Enabled. No, then RTS
Check 40/80-column pointer 40-column screen active, skip Load X-reg with \# of VDC reg Read corresponding VDC reg Check current cursor mode If flash mode, output character Return from subroutine

Output constructed accent International models only

Check cursor on/off pointer Value not=0: Cursordisable;RTS
Get character code back in acc
Set bit 6 in character code Mask bit 7, not RVS character Output char at cursor position Get SHIFT pattern in X-reg Flag for pressed key in Y-reg Vector: Store keypress (\$C6AD)

Keyboard decoder table 1b DIN charr set normal, Ctrl, Alt International models only

| FD29: | 14 | $0 D$ | $1 D$ | 88 | 85 | 86 | 87 | 11 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FD31: | 33 | 57 | 41 | 34 | 59 | 53 | 45 | 01 |
| FD39: | 35 | 52 | 44 | 36 | 43 | 46 | 54 | 58 |
| FD41: | 37 | $5 A$ | 47 | 38 | 42 | 48 | 55 | 56 |
| FD49: | 39 | 49 | $4 A$ | 30 | $4 D$ | $4 B$ | $4 F$ | 4 E |
| FD51: | BE | 50 | 4 C | AF | 2 E | BC | BD | 2 C |
| FD59: | $5 B$ | 2 B | BB | 13 | 01 | 23 | 5 D | 2 D |
| FD61: | 31 | 3 C | 04 | 32 | 20 | 02 | 51 | 03 |
| FD69: | 84 | 38 | 35 | 09 | 32 | 34 | 37 | 31 |

FD71: 1B 2B 2D OA OD 363933 FD79: 0830 2E 9111 9D 1D FF FD81: FF


Keyboard decoder table 2b DIN character set with shift International models only

```
FD82: 94 8D 9D 8C 89 8A 8B 91
FD8A: 40 D7 C1 24 D9 D3 C5 01
FD92: 25 D2 C4 26 C3 C6 D4 D8
FD9A: 2F DA C7 28 C2 C8 D5 D6
FDA2: 29 C9 CA 3D CD CB CF CE
FDAA: 3F DO CC CO 3A DC DD 3B
FDB2: 5E 2A DB 93 01 27 5C 5F
FDBA: 21 3E 04 22 AO 02 D1 83
FDC2: 84 38 35 18 32 34 37 31
FDCA: 1B 2B 2D 0A 8D 36 39 33
FDD2: 08 30 2E 91 11 9D 1D FF
FDDA: FF
```


FDDB: 94 8D 9D 8C 89 8A 8B 91
FDE3: 96 A7 A8 97 A2 AA A3 01
FDEB: 98 A9 C4 99 C5 D3 CE A4
FDF3: 9A C2 DF 9B A1 C9 D6 D7
FDFB: D1 C3 D5 C1 CB DA D8 CD
FE03: AB D9 C8 BF BA CA B0 AC
FE0B: AD A6 DB 9301 DD DE B9
FE13: 81 B1 0495 A0 02 A5 03
FE1B: $\begin{array}{lllllllll}84 & 38 & 35 & 18 & 32 & 34 & 37 & 31\end{array}$
FE23: 1B 2B 2D OA 8D 363933
FE2B: 0830 2E 9111 9D 1D FF
FE33: FF

FDDB: 94 8D 9D 8C 89 8A 8B 91
FDE3: 96 A7 A8 97 A2 AA A3 01
FDEB: 98 A9 C4 99 C5 D3 CE A4
FDF3: 9A C2 DF 9B A1 C9 D6 D7
FDFB: D1 C3 D5 C1 CB DA D8 CD
FE03: AB D9 C8 BF BA CA B0 AC
FE0B: AD A6 DB 9301 DD DE B9
FE13: 81 B1 0495 A0 02 A5 03
FE1B: 8438351832343731
FE23: 1B 2B 2D OA 8D 363933
FE2B: 08 30 2E 9111 9D 1D FF
FE33: FF

Keyboard decoder table 3b DIN character set with $\mathrm{C}=$ International models only

| FE34: | 29 | FD | (\$FD29) |
| :---: | :---: | :---: | :---: |
| FE36: | 82 | FD | (\$FD82) |
| FE38: | DB | FD | (\$FDDB) |
| FE3A: |  | FB | (\$FB8B) |
| FE3C: |  | FD | (\$FD29) |
| FE3E: |  | FD | (\$FD29) |

FE40: AF CO BF 0000
******************************

FE45: 010307 OC OC OC


FE4B: 45 C0 4145 55 AF 4145 FE53: 49 4F 55

FE56: FF FF FF FF FF FF FF FF FE5E: FF FF FF FF FF FF FF FF


FE64: AC BF B2 AE B3 BF B4 B5 FE6C: B6 B7 B8

FE71: FF FF FF FF FF FF FF FF FE79: FF FF FF
FEFD: . . . FF FF FF

Pointers to keyboard decoder tables

## International models only

Keyboard decoder table 1b
Keyboard decoder table 2b
Keyboard decoder table 3b
Keyboard decoder table 4a Keyboard decoder table 1b Keyboard decoder table 1b

Table of three accent characters International models only
$\left.\left\langle^{\prime}\right\rangle<^{\prime}\right\rangle\left\langle^{\wedge}\right\rangle$ (last via $\left.\mathrm{C}=/<\right\rangle$ )
Offset table to combinations of combined characters International models only

Table of possible characters for a Combined accent character International models only <E><'> <A $\rangle\langle E\rangle\langle U\rangle\langle$ <'> <A $\rangle\langle E\rangle$ <l> <O> <U>

Fill values; not used

Table of combined accent characters International models only <e'> < $\left.{ }^{\wedge}\right\rangle\left\langle\left\langle^{\prime} a\right\rangle\left\langle e^{\prime}\right\rangle\left\langle\left\langle^{\prime} u\right\rangle\left\langle{ }^{\wedge}\right\rangle\left\langle a^{\wedge}\right\rangle\left\langle e^{\wedge}\right\rangle\right.\right.$ <ni><^○> <nu>

Fill values; not used


| FF00: | 00 | . Byte $\$ 00$ |
| :--- | :--- | :--- |
| FF01: | 3 F | .Byte $\$ 3 \mathrm{~F}$ |
| FF02: | 7 F | .Byte $\$ 7 \mathrm{~F}$ |
| FF03: | 01 | .Byte $\$ 01$ |
| FF04: | 41 | .Byte $\$ 41$ |



| FF05: | 78 | SEI |  |
| :---: | :---: | :---: | :---: |
| FF06: | 48 | PHA |  |
| FF07: | 8A | TXA |  |
| FF08: | 48 | PHA |  |
| FF09: | 98 | TYA |  |
| FFOA: | 48 | PHA |  |
| FFOB: | AD 00 FF | LDA | \$FF00 |
| FFOE: | 48 | PHA |  |
| FFOF: | A9 00 | LDA | \# \$00 |
| FF11: | 8D 00 FF | STA | \$FF00 |
| FF14: | 6 C 1803 | JMP | (\$0318) |

*******************************

| FF17: | 48 | PHA |  |
| :--- | :--- | :--- | :--- |
| FF18: | $8 A$ | TXA |  |
| FF19: | 48 | PHA |  |
| FF1A: | 98 | TYA |  |
| FF1B: | 48 | PHA |  |
| FF1C: | AD 00 FF | LDA | $\$ F F 00$ |
| FF1F: | 48 |  | PHA |
| FF20: | A9 00 | LDA $\# \$ 00$ |  |
| FF22: | $8 D 00$ FF | STA $\$ F F 00$ |  |
| FF25: | BA | TSX |  |
| FF26: | BD 0501 | LDA $\$ 0105, X$ |  |
| FF29: | 2910 | AND $\# \$ 10$ |  |

## American \& International Versions

Copy of the configuration registers

Configuration register (CR) Load config. register A (LCRA) Load config.register B (LCRB) Load config. register C (LCRC) Load config.register D (LCRD)

Kernal NMI routine
Disable all system interrupts Store acc contents on stack Store current X-reg contents On the stack via the acc Store current Y-reg contents On the stack via the acc Get configuration register in acc Store configu register on stack Load config. register with $\$ 00$ And enable system ROMs Vector points to NMI routine (\$FA40)

Kernal IRQ routine
Store acc contents on stack Store current X-reg contents On stack via acc Store current Y-reg contents On stack via acc Get configuration register in acc Store config value on stack Load config.register with $\$ 00$ And enable system ROMs Put stack pointer in X-reg Get the CPU status byte stored Get status byte + test break bit

| FF2B: | F0 03 | BEQ | $\$ F F 30$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| FF2D: | $6 C$ | 16 | 03 | JMP | $(\$ 0316)$ |
|  |  |  |  |  |  |
| FF30: | $6 C$ | 14 | 03 | JMP | $(\$ 0314)$ |
|  |  |  |  |  |  |
| FF33: | 68 |  | PLA |  |  |
| FF34: | 8 D | 00 | FF | STA | $\$ F F 00$ |
| FF37: | 68 |  | PLA |  |  |
| FF38: | A8 |  | TAY |  |  |
| FF39: | 68 |  | PLA |  |  |
| FF3A: | AA |  | TAX |  |  |
| FF3B: | 68 |  | PLA |  |  |
| FF3C: | 40 |  | RTI |  |  |


| FF3D: | A9 | 00 | LDA | $\# \$ 00$ |
| :--- | :--- | :--- | :--- | :--- |
| FF3F: | $8 D$ | 00 | FF | STA |
| FF42: | \$FF00 |  |  |  |
|  | 4 C | 00 | EO | JMP |
| $\$ \mathrm{E} 000$ |  |  |  |  |


| FF45: | $F F$ | . Byte |
| :--- | :--- | :--- |
| FF46: | FF | . Byte |


| FF47: | 4C FB E5 | JMP | \$E5FB | Pointer to kernal FSTMOD |
| :--- | :--- | :--- | :--- | :--- |
| FF4A: | 4C 3D F2 | JMP | \$F23D | Pointer to kernal EAINIT |
| FF4D: | 4C 4B E2 | JMP | \$E24B | Pointer to kernal C64 MODE |
| FF50: | 4C A5 F7 | JMP | \$F7A5 | Pointer to kernal DMA-CALL |
| FF53: | 4C 90 F8 | JMP | $\$ F 890$ | Pointer to kernal BOOT-CALL |
| FF56: | 4C 67 F8 | JMP | $\$ F 867$ | Pointer to kernal PHOENIX |
| FF59: | 4C 9D F7 | JMP | \$F79D | Routine: LKUPLA: <br> search for LFN in table |


| FF5C: | 4C | 86 | F7 | JMP | \$F786 | Routine: LKUPSA: search for SA in table |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FF5F: | 4C | 2A | C0 | JMP | \$C02A | Pointer to kernal SWAPPER |
| FF62: | 4C | 27 | C0 | JMP | \$C027 | Pointer to kernal DLCHR |
| FF65: | 4C | 21 | C0 | JMP | \$C021 | Pointer to kernal PFKEY |
| FF68: | 4C | 3 F | F7 | JMP | \$F73F | Rout. SETBNK: <br> bank for LSV+filename |
| FF6B: | 4C | EC | F7 | JMP | \$F7EC | Pointer to kernal GETCFG |
| FF6E: | 4C | CD | 02 | JMP | \$02CD | Pointer to kernal JSRFAR |
| FF71: | 4C | E3 | 02 | JMP | \$02E3 | Pointer to kernal JMPFAR |
| FF74: | 4C | D0 | F7 | JMP | \$F7D0 | Rout. INDFET: <br> LDA(fetvec), Y any bank |
| FF77 : | 4C | DA | F7 | JMP | \$F7DA | Rout. INDSTA: <br> STA(stavec),Y any bank |
| FF7A: | 4 C | E3 | F7 | JMP | \$F7E3 | Rout. INDCMP: <br> CMP(cmpvec), Y any bank |
| FF7D: | 4 C | 17 | FA | JMP | \$FA17 | Pointer to kernal PRIMM |
| FF80: | 00 |  |  | . Byte | - \$00 |  |
| FF81: | 4C | 00 | C0 | JMP | \$COOO | Pointer to kernal CINT |
| FF84: | 4C | 09 | E1 | JMP | \$E109 | Pointer to kernal IOINIT |
| FF87: | 4 C | 93 | E0 | JMP | \$E093 | Pointer to kernal RAMTAS |
| FF8A: | 4C | 56 | E0 | JMP | \$E056 | Pointer to kernal RESTOR |
| FF8D: | 4C | 5B | E0 | JMP | \$E05B | Pointer to kernal VECTOR |
| FF90: | 4 C | 5C | F7 | JMP | \$F75C | Pointer to kernal SETMSG |
| FF93: | 4C | D2 | E4 | JMP | \$E4D2 | Routine SECND: sec addr for LISTN |


| FF96: | 4C EO | E4 | JMP | \$E4E0 | Routine TKSA: sec addr for TALK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FF99: | 4C 63 | F7 | JMP | \$F763 | Pointer to kernal MEMTOP |
| FF9C: | 4C 72 | F7 | JMP | \$F772 | Pointer to kernal MEMBOT |
| FF9F: | 4C 12 | CO | JMP | \$C012 | Pointer to kernal KEY |
| FFA2: | 4C 5F | F7 | JMP | \$F75F | Pointer to kernal SETTMO |
| FFA5: | 4C 3E | E4 | JMP | \$E43E | Pointer to kernal ACPTR |
| FFA8: | 4 C 03 | E5 | JMP | \$E503 | Pointer to kernal CIOUT |
| FFAB: | 4C 15 | E5 | JMP | \$E515 | Routine UNTLK: <br> Untlk cmd to serial bus |
| FFAE: | 4C 26 | E5 | JMP | \$E526 | Routine UNLSN: <br> Unlsn cmd to serial bus |
| FFB1: | 4C 3E | E3 | JMP | \$E33E | Routine LISTN: <br> Listn cmd to serial bus |
| FFB4: | 4 C 3 B | E3 | JMP | \$E33B | Routine TALK: <br> Talk cmd to serial bus |
| FFB7: | 4C 44 | F7 | JMP | \$F744 | Pointer to kernal READST |
| FFBA: | 4C 38 | F7 | JMP | \$F738 | Routine SETLFS: <br> Set file parameters |
| FFBD: | 4 C 31 | F7 | JMP | \$F731 | Routine SETNAM: <br> Set filename |
| FFCO: | 6 C 1 A | 03 | JMP | (\$031A) | Vector points to OPEN routine \$EFBD |
| FFC3: | 6C 1c | 03 | JMP | (\$031C) | Vector points to CLOSE routine \$F188 |
| FFC6: | 6C 1E | 03 | JMP | (\$031E) | Vector points to CHKIN routine \$F106 |
| FFC9: | 6C 20 | 03 | JMP | (\$0320) | Vector points to CKOUT routine \$F14C |
| FFCC: | 6C 22 | 03 | JMP | (\$0322) | Vector points to CLRCH routine \$F226 |
| FFCF: | 6C 24 | 03 | JMP | (\$0324) | Vector points to BASIN routine \$EF06 |


| FFD2: | 6C | 26 | 03 | JMP | (\$0326) | Vector points to BSOUT routine \$EF79 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FFD5: | 4C | 65 | F2 | JMP | \$F265 | Routine LOADSP: load file |
| FFD8: | 4C | 3E | F5 | JMP | \$F53E | Routine SAVESP: save file |
| FFDB: | 4C | 65 | F6 | JMP | \$F665 | Pointer to kernal SETTIM |
| FFDE: | 4C | 5E | F6 | JMP | \$F65E | Pointer to kernal RDTIM |
| FFE1: | 6C | 28 | 03 | JMP | (\$0328) | Vector points to STOP routine \$F66E |
| FFE4: | 6 C | 2A | 03 | JMP | (\$032A) | Vector points to GETIN routine \$EEEB |
| FFE7: | 6 C | 2 C | 03 | JMP | (\$032C) | Vector points to CLALL routine \$F222 |
| FFEA: | 4C | F8 | F5 | JMP | \$F5F8 | Rout. UDTIM: <br> Set internal 24hr clock |
| FFED : | 4 C | OF | C0 | JMP | \$C00F | Pointer to kernal SCRORG |
| FFF0: | 4C | 18 | C0 | JMP | \$C018 | Pointer to kernal PLOT |
| FFF3: | 4C | 81 | F7 | JMP | \$F781 | Pointer to kernal IOBASE |
| FFF6: | FF |  |  | . Byt | e \$FF |  |
| FFF7: | FF |  |  | . Byt | e $\$ F F$ |  |
| FFF8: | 24 | E2 |  | (\$E2 | 24) | C128Mode vector |
| FFFA: | 05 | FF |  | (\$FF | 05) | NMI vector |
| FFFC: | 3D | FF |  | (\$FF | 3D) | Reset vector |
| FFFE: | 17 | FF |  | (\$FF | 17) | IRQ vector |

### 8.2 The Zero Page

System variables are stored in zero page. These variables include the cursor position, information about the current output device, etc. Two hundred and fifty-six bytes sufficed to store all of this information.

With the C-128 the situation is different, 256 bytes are no longer enough to store all of the system information. The name zero page has been retained since it has come into such wide usage (zero page actually refers to the 256-byte page of memory starting at address zero).

The zero page offers many possibilities for direct manipulation and contains a wealth of information which the programmer can access (and which he should access). Since this zero page is so immensely important, you will find on the following pages more information on the individual memory addresses. This information will be very helpful to you.

Some addresses in the zero page have meaning only in connection to the corresponding routines in the kernal. For this reason it is very important that you take a closer look at the appropriate passages in the kernal before manipulating the zero page.

| 0000: | 0000 | 6510 data direction - processor port |
| :---: | :---: | :---: |
| 0001: | 0001 | 6510 data register - processor port |
| 0002: | 0002 | Storage for bank byte |
| 0003: | 0003 | Storage for program counter high |
| 0004: | 0004 | Storage for program counter low |
| 0005: | 0005 | Storage for CPU status register |
| 0006: | 0006 | Storage for accumulator |
| 0007: | 0007 | Storage for X-register |
| 0008: | 0008 | Storage for Y-register |
| 0009: | 0009 | Storage for stack pointer |
| 000A: | 0010 | Look for quotation mark at end of string |
| 000B: | 0011 | Screen column at last TAB |
| 000C: | 0012 | Disk flag: $0=$ LOAD, $1=$ VERIFY |
| 000D: | 0013 | Number of elements, input buffer pointer |
| O00E: | 0014 | Default for array dimensioning (DIM) |
| 000F: | 0015 | Data-type flag 1:\$00=numeric, \$FF=string |
| 0010: | 0016 | Data-type flag 2:\$00=float,\$80=fixed pnt |
| 0011: | 0017 | Flag: LIST, read DATA, garbage coll. |
| 0012: | 0018 | Pntr for FN funct, var type for FOR/NEXT |
| 0013: | 0019 | Input-flag: \$00=INPUT, \$40=GET, \$98=READ |
| 0014: | 0020 | Sign of TAN: equality by comparison |
| 0015: | 0021 | Active I/O device, flag: INPUT comment |
| 0016: | 0022-0023 | Line number, integer value Lo/High |
| 0018: | 0024 | Pointer to temporary string stack |
| 0019: | 0025-0026 | Last string address |
| 001B: | 0027-0029 | 3-byte stack for temporary strings |
| 001E: | 0030-0032 | 3-byte stack for temporary strings |
| 0021: | 0033-0035 | 3-byte stack for temporary strings |
| 0024: | 0036-0037 | 2-byte help pointer index 1 |
| 0026: | 0038-0039 | 2-byte help pointer index 2 |
| 0028: | 0040-0044 | Floating-point result of multiplication |
| 002D: | 0045-0046 | Pointer: Start of BASIC text Lo/Hi |
| 002F: | 0047-0048 | Pointer: Start of BASIC variables Lo/Hi |
| 0031: | 0049-0050 | Pointer: Start of BASIC arrays Lo/Hi |
| 0033 : | 0051-0052 | Pointer: End of BASIC arrays + $1 \mathrm{Lo} / \mathrm{Hi}$ |
| 0035: | 0053-0054 | Pointer: Start of string memory $\mathrm{Lo} / \mathrm{Hi}$ |
| 0037 : | 0055-0056 | Help pointer for string storage Lo/Hi |


| 0039: | 0057-0058 | Pntr: End string memory,Var.Bank $1 \mathrm{Lo} / \mathrm{Hi}$ |
| :---: | :---: | :---: |
| 003B: | 0059-0060 | Current BASIC line number Lo/Hi |
| 003D: | 0061-0062 | Pntr BASIC text for CHRGET,CHRGOT Lo/Hi |
| 003F: | 0063-0064 | PRINT USING pntr,char search pntr Lo/Hi |
| 0041: | 0065-0066 | Current DATA line number Lo/Hi |
| 0043: | 0067-0068 | Pointer to current DATA address Lo/Hi |
| 0045: | 0069-0070 | Vector pointer for INPUT routine $\mathrm{Lo} / \mathrm{Hi}$ |
| 0047: | 0071-0072 | Current BASIC variable name Lo/Hi |
| 0049: | 0073-0074 | Pointer to address of current var. Lo/Hi |
| 004B: | 0075-0076 | Mask for AND, LIST pntr, FOR NEXT pntr |
| 004D: | 0077-0078 | Temporary storage for program pointer |
| 004F: | 0079 | Mask for compare operation >:2, $=: 4,<: 8$ |
| 0050: | 0080-0081 | Var pntr for FN defin., + for garb coll. |
| 0052: | 0082-0084 | Pntr:descriptor var list-string compares |
| 0055: | 0085 | Help Flag: \$xx=HELP, \$xx=LIST |
| 0056: | 0086-0087 | Jump vector for function evaluations |
| 0058: | 0088 | Oldov |
| 0059: | 0089 | Area for INSTRING oper. / temp pointer 1 |
| 005A: | 0090-0091 | Pointer: block transfer, DIM init. |
| 005C: | 0092-0093 | Pointer: block transfer |
| 005E: | 0094 | Temp pntr 2,occasionally floating-pt acc |
| 005F: | 0095-0096 | \# places before/after dec. for conver. |
| 0061: | 0097 | Pntr: Dec. pt when reading digit strings |
| 0062 : | 0098 | Exponent sign of the \# read (neg. =\$80) |
| 0063 : | 0099 | Floating-pt. accumulator 1: Exponent |
| 0064: | 0100-0103 | Floating-pt. accumulator 1: Mantissa |
| 0068 : | 0104 | Floating-pt. accumulator 1: sign |
| 0069: | 0105 | Pointer: Polynomal evaluation |
| 006A: | 0106 | Floating-pt. accumulator 2: Exponent |
| 006B: | 0107-0110 | Floating-pt. accumulator 2: Mantissa |
| 006F: | 0111 | Floating-pt. acc. 2: sign |
| 0070: | 0112 | Result flag:sign compare Acc 1 to Acc 2 |
| 0071: | 0113 | Floating-pt. accumulator 1: Round off |
| 0072 : | 0114-0115 | Pointer: Cassette buffer |
| 0074: | 0116-0117 | Offset value for AUTO command, \$00=off |
| 0076: | 0118 | Hires Flag: 1=BASIC-start set 10k higher |
| 0077: | 0119 | Sprite number-counter for leading zeros |
| 0078: | 0120 | Help counter |
| 0079: | 0121 | Temp storage for indirect loading |
| 007A: | 0122-0124 | Description of error-variable DS\$ |


| 007D: | $0125-0126$ | End-of-stack during program run |
| :--- | :--- | :--- |
| 007F: | 0127 | Mode Flag: \$xx=RUN mode, \$xx=direct mode |
| 0080: | 0128 | USING pntr for dec pnt.,Stat. DOS parser |
| 0081: | 0129 | Parstx |
| 0082: | 0130 | Oldstx |
| 0083: | 0131 | Current color for graphic mode |
| 0084: | 0132 | Multi-color Mode: Color 1 |
| 0085: | 0133 | Multi-color Mode: Color 2 |
| 0086: | 0134 | Foreground color |
| 0087: | $0135-0136$ | X-direction scale factor |
| 0089: | $0137-0138$ | Y-direction scale factor |
| 008B: | 0139 | Stop drawing, if not background color |
| 008C: | $0140-0141$ | Address pointer for graphic routines |
| 008E: | 0142 | Temp storage 1 for graphic routines |
| 008F: | 0143 | Temp storage 2 for graphic routines |
| 0090: | 0144 | Status word for kernal input/output |
| 0091: | 0145 | Stop Flag: STOP key, RVS key |
| 0092: | 0146 | Time constants for cassette operations |
| 0093: | 0147 | Load Flag: \$00=LOAD, \$01 =VERIFY |
| 0094: | 0148 | Serial bus flag: character in buffer |
| 0095: | 0149 | Char. in buffer for serial bus |
| 0096: | 0150 | Sync \# for cass, EOT received from tape |
| 0097: | 0151 | Temporary data address |
| 0098: | 0152 | Index for file tables, no. of open files |
| 0099: | 0153 | Standard input device (0 for keyboard) |
| 009A: | 0154 | Standard output device (3 for screen) |
| 009B: | 0155 | Parity byte from cassette |
| 009C: | 0156 | Tape flag: byte received |
| 009D: | 0157 | Status flag for kernal |
| 009E: | 0158 | Cassette error pass 1: char error |
| 009F: | 0159 | Cassette error pass 2: corrected |
| 00A0: | $0160-0162$ | 24-hr real-time clock: 1/60-sec count |
| 00A3: | $0163-0164$ | Temporary storage for serial bus |
| 00A5: | 0165 | Countdown - SAVE on tape, ser. help ptr. |
| 00A6: | 0166 | Pointer for cassette buffer |
| 00A7: | 0167 | Tape short counter, RS-232 input bits |
| 00A8: | 0168 | Tape read err,RS-232 counter input bits |
| 00A9: | 0169 | Tape 0 read flag, RS-232 start bit flag |
| 00AA: | 0170 | Tape READ mode, RS-232 buffer input byte |
| 00AB: | 0171 | Tape short counter, RS-232 input parity |
|  |  |  |


| 00AC: | 0172-0173 | Pointer: screen scroll, cass buffer Lo/Hi |
| :---: | :---: | :---: |
| OOAE: | 0174-0175 | Pointer: program end,cassette end Lo/Hi |
| Оово: | 0176-0177 | Cassette constant for time |
| 00b2 : | 0178-0179 | Pointer: Start of cassette buffer Lo/Hi |
| 00B4: | 0180 | Tape help pntr,RS232 next bit for scroll |
| 00B5: | 0181 | EOT char, RS-232 next bit for transfer |
| 00B6: | 0182 | Tape help pointer, RS-232 byte buffer |
| 00B7: | 0183 | Length of current filename |
| 00B8: | 0184 | Logical file number (LFN) |
| 00B9: | 0185 | Current secondary address (SA) |
| 00BA: | 0186 | Current decive number (GA) |
| 00BB: | 0187-0188 | Pntr:Address of current filename Lo/Hi |
| 00BD : | 0189 | Tape pntr, RS-232 rotate parity buffer |
| 00BE: | 0190 | No. of remaining read/write blocks |
| 00BF: | 0191 | Serial buffer |
| 00C0: | 0192 | Flag: cassette motor |
| 00c1: | 0193 | Start address in/output (Lo), track no. |
| 00C2: | 0194 | Start address in/output (Hi), sector no. |
| 00c3: | 0195-0196 | Tape LOAD temp. pntr Kernal vector address |
| 00c5: | 0197 | Tape read/write data range |
| 00c6: | 0198 | Bank no. current LOAD,SAVE,VERIFY calls |
| 00c7: | 0199 | Bank no. of current filename \$BB,\$BC |
| 00c8: | 0200-0201 | Pointer: RS-232 input buffer |
| 00CA: | 0202-0203 | Pointer: RS-232 output buffer |
| 00cc: | 0204-0205 | Pointer: keyboard decoder table |
| OOCE: | 0206-0207 | Pntr to string pos.-kernal PRINT routine |
| OODO: | 0208 | Index to keyboard buffer queue |
| 00D1: | 0209 | Function key call flag |
| 00D2: | 0210 | Function key string call index |
| 00D3: | 0211 | Shift flag: Shift=\$01, C=\$02, Ctrl=\$04,old=\$08 |
| 00D4: | 0212 | Flag for keypress |
| 00D5: | 0213 | Flag current pressed key ( $\mathrm{CHR} \$(0)=$ none $)$ |
| 00D6: | 0214 | Flag for INPUT or GET -- keyboard input |
| 00D7: | 0215 | Flag for 40/80 column mode |
| 00D8: | 0216 | Flag for text/graphic screen mode |
| 00D9: | 0217 | Pointer for char set, RAM/ROM (only bit 2) |
| 00DA: | 0218 | Pointer for MOVLIN (Lo), <keysiz, bitmask> |
| OODB: | 0219 | Pointer for MOVLIN (Hi), <keylen, saver> |
| 00DC: | 0220 | Number of the function key |
| OODD : | 0221 | F-key string length up to current F-key |

00DE: $0222 \quad$ Bank for function key call <sedt1>
OODF: 0223
F-key string length up to current (F-key-1)
00E0: 0224-0225 Pointer to running screen line: text RAM
00E2: 0226-0227 Pointer running screen line:attribute RAM
00E4: 0228 Lower border of window
00E5: 0229 Upper border of window
00E6: 0230 Left border of window
00E7: 0231 Right border of window
00E8: 0232
00E9: 0233
Start of running input column
Start of running input line
00EA: 0234 End of running input line
00EB: 0235 Current cursor position: line
00EC: 0236 Current cursor position: column
00ED: 0237 Maximum number of screen lines
OOEE: 0238
Maximum number of screen columns
OOEF: 0239
00F0: 0240
Temp storage of characters to be put out
Memory: previous char (for ESC test)
00F1: 0241
Color code under cursor for char output
00F2: 0242
Color code protection for INSERT/DELETE
00F3: 0243
Flag: RVS mode active
00F4: 0244
Flag: Quote mode active
00F5: 0245
00F6: 0246
Flag: Insert mode active
Flag: Auto insert active
00F7: $0247 \quad$ Cutoff switching of C-Shift (\$80) and Ctrl S (\$40)
00F8: $0248 \quad$ Cutoff of screen scrolling
00F9: $0249 \quad$ Cutoff of beep tones made by Crtl G
00FA: 0250-0254 Free area for user applications
00FF: 0255
Lofbuf

Commodore-128 Page-One RAM

| 0100: | 0256-0271 | 16-byte area for creating data names |
| :---: | :---: | :---: |
| 0110: | 0272 | DOS loop counter |
| 0111: | 0273 | DOS length of 1st file name |
| 0112: | 0274 | DOS device numbers, 1st disk drive |
| 0113: | 0275-0276 | DOS address, 1st file name Lo/Hi |
| 0115: | 0277 | DOS length, 2nd file name |
| 0116: | 0278 | DOS device number, 2nd disk drive |
| 0117: | 0279-0280 | DOS address, 2nd file name Lo/Hi |
| 0119: | 0281-0282 | Starting address for BLOAD/BSAVE Lo/Hi |
| 011B: | 0283-0284 | End address for BSAVE command Lo/Hi |
| 011D: | 0285 | DOS logical address |
| 011E: | 0286 | DOS physical address |
| 011F: | 0287 | DOS secondary address |
| 0120: | 0288 | DOS length of a record |
| 0121: | 0289 | DOS BANK number |
| 0122: | 0290-0291 | DOS 2-byte storage for diskette ID |
| 0124: | 0292 | DOS flag for disk ID testing |
| 0125: | 0293 | PRINT USING pointer to starting number |
| 0126: | 0294 | PRINT USING pointer to end number |
| 0127: | 0295 | PRINT USING flag for dollar sign (\$) |
| 0128: | 0296 | PRINT USING flag for comma (,) |
| 0129: | 0297 | PRINT USING counter |
| 012A: | 0298 | PRINT USING sign of exponent |
| 012B: | 0299 | PRINT USING pointer to exponent |
| 012C: | 0300 | PRINT USING counter for whole no. places |
| 012D: | 0301 | PRINT USING flag for align after dec. pt |
| 012E: | 0302 | PRINT USING cntr field pos before dec pt |
| 012F: | 0303 | PRINT USING cntr field pos after dec. pt |
| 0130: | 0304 | PRINT USING flag for sign (+/-) |
| 0131: | 0305 | PRINT USING flag for field exponent |
| 0132: | 0306 | PRINT USING switch |
| 0133: | 0307 | PRINT USING counter for chars in field |
| 0134: | 0308 | PRINT USING sign number |
| 0135: | 0309 | PRINT USING flag for space or asterisk |
| 0136: | 0310 | PRINT USING pointer to start of field |
| 0137: | 0311 | PRINT USING pointer for length of format |


| 0138: | 0312 | PRINT USING pointer to end of field |
| :---: | :---: | :---: |
| *********** |  |  |
| 0139: | 0313-0510 | End of the system stack |
| 01FF: | 0511 | Start of system stack |
| ***********************************************************) |  |  |
| 0200: | 0512 | BASIC and monitor input buffer |

02A2: $0674 \quad$ FETCH Routine: LDA(ZP),Y from any bank

| 02A2 : | AD | 00 | FF | LDA | \$FF00 | You can find a description of |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 02A5: | 8 E | 00 | FF | STX | \$FF00 | This routine in the |
| 02A8: | AA |  |  | tax |  | ROM listing at \$F800, because |
| 02A9: | B1 | FF |  | LDA | (\$FF), Y | The ROM copy is located there. |
| 02AB: | 8E | 00 | FF | STX | \$FF00 | The "FETVEC" address is: |
| 02AE: | 60 |  |  | RTS |  | \$02AA, or dec. 0682. |

02AF: 0687 STASH Routine: STA(ZP),Y in any bank

| 02AF: | 48 |  |  | PHA |  | You can find a description of |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 02B0: | AD | 00 | FF | LDA | \$FF00 | This routine in the |
| 02B3: | 8E | 00 | FF | STX | \$FF00 | ROM listing at \$F80D, because |
| 02B6: | AA |  |  | TAX |  | The ROM copy is located there. |
| 02B7: | 68 |  |  | PLA |  | The "STAVEC" address: is |
| 02B8: | 91 | FF |  | STA | (\$FF), Y | \$02B9, or dec. 0697. |
| 02BA : | 8E | 00 | FF | STX | \$FF00 |  |
| 02BD: | 60 |  |  | RTS |  |  |

02BE: 0702

02BE: 48 PHA
02BF: AD 00 FF

CMPARE Routine: CMP(ZP),Y with any bank

LDA \$FF00

You can find a description of This routine in the

| 02C2: | $8 E 00 \mathrm{FF}$ | STX | $\$ F F 00$ | ROM listing at \$F81C, because |
| :--- | :--- | :--- | :--- | :--- |
| 02C5: | AA | TAX |  | The ROM copy is located there. |
| 02C6: | 68 | PLA |  | The "CMPVEC" address is: |
| 02C7: | D1 FF | CMP | $(\$ F F), \mathrm{Y}$ | $\$ 02 \mathrm{C} 8$, or dec. 0712. |
| 02C9: | 8 E 00 FF | STX | $\$ F F 00$ |  |
| 02CC: | 69 | RTS |  |  |

02CD: 0717 JSRFAR Routine: JSR in any bank and return

| 02CD: | 20 | E3 | 02 | JSR | \$02E3 | You can find a description of |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 02D0: | 85 | 06 |  | STA | * \$06 | This routine in the |
| 02D2 : | 86 | 07 |  | STX | * \$07 | ROM listing under the |
| 02D4: | 84 | 08 |  | STY | * \$08 | address \$F82B, because |
| 02D6: | 08 |  |  | PHP |  | The ROM copy is located there. |
| 02D7: | 68 |  |  | PLA |  |  |
| 02D8: | 85 | 05 |  | STA | * \$05 |  |
| 02DA: | BA |  |  | TSX |  |  |
| 02DB: | 86 | 09 |  | STX | * \$09 |  |
| 02DD: | A9 | 00 |  | LDA | \# \$00 |  |
| 02DF: | 8D | 00 | FF | STA | \$FF00 |  |
| 02E2: | 60 |  |  | RTS |  |  |

**************************************************************
02E3: 0739 JMPFAR Routine: JMP in in any bank no return


Routine to jump to a function cartridge. The cartridge vector has the address: \$02FE-\$02FF (dec. 766-767)

| 02FC: | 78 | SEI |  | Disable system interrupts <br> 02FD: | 4 Cl 00 |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | JMP to the function cartridge |  |  |  |
| vector |  |  |  |  |  |

Copy of the character output, keyboard and decoder vectors.
The originals of these vectors are in ROM at addr. \$C065-\$C07A

| 0334: | 0820 | B9 C7 | (\$C7B9) | Vector for char output with Ctrl |
| :--- | :--- | :--- | :--- | :--- |
| 0336: | 0822 | 05 C8 | (\$C805) | Vector: char output with Shift |
| 0338: | 0824 | C1 C9 | (\$C9C1) | Vector for char output with Esc |
| 033A: | 0826 | E1 C5 | $(\$ C 5 E 1)$ | Vector for keyboard read |
| 033C: | 0828 | AD C6 | $(\$ C 6 A D)$ | Vector to keypress store |
| 033E: | 0830 | 80 FA | $(\$ F A 80)$ | Vector: Keybd decoder table 1a |
| 0340: | 0832 | D9 FA | $(\$ F A D 9)$ | Vector: Keybd decoder table 2a |
| 0342: | 0834 | 32 FB | $(\$ F B 32)$ | Vector: Keybd decoder table 3a |
| 0344: | 0836 | 8B FB | (\$FB8B) | Vector: Keybd decoder table 4a |
| 0346: | 0838 | 80 FA | (\$FA80) | Vector: Keybd decoder table 1a |
| 0348: | 0840 | E4 FB | (\$FBE4) | Vector: Keybd decoder table 5a |


| 034A: | $0842-0851$ | IRQ keyboard buffer |
| :--- | :--- | :--- |
| 0354: | $0852-0861$ | Bit map table: Tab stops |
| 035E: | $0862-0865$ | Bit map table: Line overflow |
| 0362: | $0866-0875$ | Table of logical file numbers |
| 036C: | $0876-0885$ | Table of device addresses |
| 0376: | $0886-0895$ | Table of secondary addresses |

0380: 0896 BASIC CHRGET routine (The original is in ROM at address \$4279)

| 0380: | E6 3D | INC | $*$ \$3D | Increment BASIC text pointer lo |
| :--- | :--- | :--- | :--- | :--- |
| 0382: | DO 02 | BNE | $\$ 0386$ | No overflow, then skip |
| 0384: | E6 3E | INC | $* \$ 3 \mathrm{E}$ | Increment BASIC text pointer hi |


| 0386: | 0902 | BASIC CHRGOT routine <br> (The original is in ROM at address \$427F) |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0386: | 8D 01 FF | STA | \$FF01 | Enable RAM 0 area |
| 0389: | A0 00 | LDY | \# \$00 | Displacement pntr to BASIC |
| 038B: | B1 3D | LDA | (\$3D), Y | Get character from BASIC |
| 038D : | 8D 03 FF | STA | \$FF03 | RAM 0, enable system ROM |
| ******************************************************) |  |  |  |  |
| 0390: | 0912 | BASIC QNUM routine <br> set zero flag for separator \$00 or \$3A <br> set carry flag for digit 0-9 <br> (The original is in ROM at address \$4289) |  |  |
| 0390: | C9 3A | CMP | \# \$3A | Char code > digit code? |
| 0392 : | B0 OA | BCS | \$039B | Yes, then skip |
| 0394 : | C9 20 | CMP | \# \$20 | Was character a "blank"? |
| 0396: | F0 EB | BEQ | \$0380 | Yes, then skip blank |
| 0398: | 38 | SEC |  | Set carry for subtraction |
| 0399: | E9 30 | SBC | \# \$30 | Test for digit (then $\mathrm{C}=1$ ) |
| 0398: | 38 | SEC |  | Set carry for subtraction |
| 039C: | E9 D0 | SBC | \# \$D0 | Restore old value |
| 039E: | 60 | RTS |  | Return from subroutine |(The original is in ROM at address \$4298)


| 039F: | 8D A6 03 | STA | $\$ 03 A 6$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 03A2: | 8D 01 FF | STA | $\$ F F 01$ |  |
| 03A5: | B1 00 | LDA | $(\$ 00), Y$ |  |
| 03A7: | 8D 03 FF | STA | $\$ F F 03$ |  |
| 03AA: | 60 |  | RTS |  |

```
**************************************************************
03AB: 0939 Load from any bank via PCRB and PCRD
                                    (The original is in ROM at address $42A4)
03AB: 8D B2 03 STA $03B2
03AE: 8D 02 FF STA $FF02
03B1: B1 00 LDA ($00),Y
03B3: 8D 04 FF STA $FF04
03B6: 60 RTS
```

03B7: 0951 Load from any bank via PCRA and PCRC of
the address given by zero-page index 1
The original is in ROM at address \$42B0)

| 03B7: | 8D 02 FF | STA | $\$ F F 02$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 03BA: | B1 24 | LDA | $(\$ 24), \mathrm{Y}$ |  |
| 03BC: | 8D 04 FF | STA | $\$ F F 04$ |  |
| 03BF: | 60 |  | RTS |  |

03C0: 0960 Load from any bank via PCRB and PCRD of the address given by zero-page index 2 (The original is in ROM at address \$42B9)

| 03C0: | 8D 01 FF | STA | $\$ F F 01$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 03C3: | B1 26 |  | LDA | $(\$ 26), Y$ |
| 03C5: | 8D 03 FF | STA | $\$ F F 03$ |  |
| 03C8: | 60 |  | RTS |  |

03C9: 0969
Load from any bank via PCRA and PCRC of the address given by the zero-page CHRGET pointer The original is in ROM at address \$42C2)

| 03C9: | 8D 01 FF | STA | $\$ F F 01$ |
| :--- | :--- | :--- | :--- | :--- |
| 03CC: | B1 3 D | LDA | $(\$ 3 \mathrm{D}), \mathrm{Y}$ |
| 03CE: | 8D 03 FF | STA | $\$ F F 03$ |


| 03D1: 60 | RTS |
| :--- | :--- |
| $* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~$ |  |

03F0: 1008 DMA call routine inthe lower common area (1st K) for initializing the the external memory access

| 03F0: | AE 00 FF | LDX | $\$ F F 00$ | You can find a description of |
| :--- | :--- | :--- | :--- | :--- |
| 03F3: | 8 C 01 DF | STY | $\$ \mathrm{DF} 01$ | This DMA call routine for |
| 03F6: | 8 D 00 FF | STA | $\$ F F 00$ | controlling the external memory |
| 03F9: | 8 E 00 FF | STX | $\$ F F 00$ | access in ROM under the |
| 03FC: | 60 |  | RTS |  |

03FD: 1021-1023 Free area
03FF: 1023 End of the common area, the same in all banks

0400: 1024-2047 Screen storage
**************************************************************

0800: 2048-2559 512 bytes for BASIC run-time storage

| ********************************************************** |  |  |
| :---: | :---: | :---: |
| OAOO: | 2560-2561 | Vector System restart (normal warm-start) (\$4003) |
| OA02 : | 2562 | Kernal Warm/cold-start Initialization status |
| OA03: | 2563 | PAL/NTSC system pntr (\$FF=PAL,\$00=NTSC) |
| OA04: | 2564 | System pointer for the NMI and RESET status |
| OA05: | 2565-2566 | Lower boundary of available RAM in system bank |
| 0A07: | 2567-2568 | Upper boundary of available RAM in system bank |
| 0A09: | 2569-2570 | Indirect IRQ vector for cassette routines |
| OAOB: | 2571 | Time comparison for cassette routines |
| OAOC: | 2572 | Temp stroage when reading from cassette |
| OAOD: | 2573 | Temp storage when reading from cassette |
| OAOE : | 2574 | Timeout pointer for fast serial mode |
| OAOF : | 2575 | RS-232 NMI status register |
| 0A10: | 2576 | RS-232 control register |
| 0A11: | 2577 | RS-232 command register |
| 0A12: | 2578-2579 | RS-232 user baud rate |
| 0A14: | 2580 | RS-232 status register |
| 0A15: | 2581 | RS-232 Number of bits to send |
| 0A16: | 2582-2583 | RS-232 baud rate: full bit time (in us) |
| 0A18: | 2584 | RS-232 Index to the start of the input buffer |
| 0A19: | 2585 | RS-232 Index to the end of the input buffer |
| 0A1A: | 2586 | RS-232 Index to the start of the output buffer |
| 0A1B: | 2587 | RS-232 Index to the end of the output buffer |
| 0A1C: | 2588 | Intern/extern pointer for fast serial mode |
| 0A1D: | 2589-2591 | Temp storage for the 24 hr real-time clock |
| 0A20: | 2592 | Storage for the size of the keyboard buffer |
| 0A21: | 2593 | Pause pointer, <Crtl-S> pointer |
| 0A22 : | 2594 | Pointer: Key repetitions |
| 0A23: | 2595 | Count speed for the key repeat |
| 0A24 : | 2596 | Counter for the key-repeat delay |
| 0A25 : | 2597 | Storage for the last shift pattern of the keyboard |
| 0A26 : | 2598 | Pointer for cursor in flash phase |
| 0A27 : | 2599 | Pointer for cursor on/off ( $0=$ flashing cursor) |
| 0A28 : | 2600 | Count pointer for flashing cursor |
| 0A29 : | 2601 | Character for cursor position |
| 0A2A : | 2602 | Storage for background color under cursor |
| 0A2B: | 2603 | Pointer for current cursor mode (if available) |
| 0A2C: | 2604 | Text screen/character base pointer |
| 0A2D : | 2605 | Bit map base pointer |

OA2E: 2606
OA2F: 2607
0A30: 2608
0A31: 2609
0A32: 2610
0A33: 2611
0A34: 2612
0A35: 2613
0A36: 2614
0A37: 2615
0A38: 2616
0A39: 2617

Pointer for address (*256) for 80 char video RAM Pointer for address (*256) for attribute RAM Temp pointer to last line for LOOP4 routine Temp storage (a) for 80 -column routines Temp storage (b) for 80 -column routines Temp storage (a) for line clear / move Temp storage (b) for line clear / move Color under 80-column cursor before flash Raster line at which the raster int. was generated Storage for the X-register for BANK operations Counter for the PAL system, jiffie adjust Temp storage for for 80-column VDC screen

Safety storage for passive-screen variables. This area corresponds to the zero-page area at $\$ \mathrm{E} 0$.

| OA40: | $2624-2625$ | Pointer to the current screen line: Text RAM |
| :--- | :--- | :--- |
| OA42: | $2626-2627$ | Pointer to the current screen line: Attribute RAM |
| OA44: | 2628 | Lower border of the window (init: $\$ 18=24$ ) |
| OA45: | 2629 | Upper border of the window (init: $\$ 00=00$ ) |
| OA46: | 2630 | Left border of the window (init: $\$ 00=00$ ) |
| OA47: | 2631 | Right border of the window (init: $\$ 4 \mathrm{~F}=79$ ) |
| OA48: | 2632 | Start of the current input line (init: $\$ 00=00$ ) |
| OA49: | 2633 | Start of the current input column (init: $\$ 00=00$ ) |
| OA4A: | 2634 | End of the current input line (init: $\$ 00=00$ ) |
| OA4B: | 2635 | Current cursor position: line (init: $\$ 00=00$ ) |
| OA4C: | 2636 | Current cursor position: column (init: $\$ 00=00$ ) |
| OA4D: | 2637 | Max number of screen lines (init: $\$ 18=24$ ) |
| OA4E: | 2638 | Max number of screen columns (init: $\$ 4 \mathrm{~F}=79$ ) |
| OA4F: 2639 | Temp storage for character to output |  |
| OA50: 2640 | Storage: Previous character (for ESC test) |  |
| OA51: 2641 | Current color code under cursor (init: $\$ 07=07$ ) |  |
| OA52: 2642 | Color code storage (Insert+delete)(init: $\$ 07=07$ ) |  |
| OA53: 2643 | Pointer for RVS mode active |  |
| OA54: 2644 | Pointer for quote mode active |  |
| OA55: | 2645 | Pointer for insert mode active |
| OA56: | 2646 | Pointer for auto-insert active |
| OA57: | 2647 | Pointer for switch-lock and pause pointer |


| 0A58: | 2648 | Pointer for locking screen-scroll |
| :--- | :--- | :--- |
| 0A59: | 2649 | Pointer for locking beep tone (Ctrl-G) |

0A60: 2650-2687 Temp storage area for 40 and 80-column
0A80: 2688-2719 Buffer for comparison operations
OAAO: 2720-2729 Temp counter

OAAA: 2730 Adressing mode for assembler command
0AAB: 2731 Length of the cmd code for assem./disassembler
0AAC: 2732-2734 Assembler/disassembler storage for integ. monitor
OAAF: 2735 One-byte temp storage for misc
OAB0: 2736 One-byte temp storage for misc
0AB1: 2737 One-byte temp storage for misc

OAB2: 2738 X-reg storage for indirect subroutine calls
0AB3: 2739 Direction pointer for transfer operations

0AB4: 2740-2751 One-byte temp storage
0AC0: 2752 ROM bank for current function key call
0AC1: 2753-2756 Table of physical addresses and ID's from inserted expansion cards
0AC5: 2757 System pointer for the combination of vowels with accents in DIN character set (International only)


0B00: 2816-3071 Cassette buffer


0C00: 3072-3327 RS-232 input buffer
******************************************************************
0D00: 3328-3583 RS-232 output buffer

0E00: 3584-4095 Area for sprite definition (must be under \$1000)

1000: 4096-4105 Programmable function keys (length table)
100A: 4106-4351 Programmable function keys (function strings)
$* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~$

The following 24 bytes are used for a variety of purposes
Variables for circle routines

| $1150:$ | $4432-4433$ | Circle center: X-coordinate $(\mathrm{Lo} / \mathrm{Hi})$ |
| :--- | :--- | :--- |
| $1152:$ | $4434-4435$ | Circle center: Y-coordinate $(\mathrm{Lo} / \mathrm{Hi})$ |
| $1154:$ | $4436-4437$ | Circle radius in X-direction $(\mathrm{Lo} / \mathrm{Hi})$ |
| $1156:$ | $4438-4439$ | Circle radius in Y-direction $(\mathrm{Lo} / \mathrm{Hi})$ |
| $1158:$ | $4440-4443$ | Rotation angle of the circle $(\mathrm{Lo} / \mathrm{Hi})$ |
| $115 \mathrm{C}:$ | $4444-4445$ | Angle degree for start of arc $(\mathrm{Lo} / \mathrm{Hi})$ |
| $115 \mathrm{E}:$ | $4446-4447$ | Angle degree for end of arc ( $\mathrm{Lo} / \mathrm{Hi})$ |
| $1160:$ | $4448-4449$ | X-radius * Cos (rotation angle) |
| $1162:$ | $4450-4451$ | Y-radius * Sin (rotation angle) |
| $1164:$ | $4452-4453$ | X-radius * Sin (rotation angle) |
| $1166:$ | $4454-4455$ | Y-radius * Cos (rotation angle) |


|  |  | Parameters used for general purposes |
| :---: | :---: | :---: |
| 1150 | $4432-4433$ | Center for X-coordinate |
| 1152 | 4434-4435 | Center for Y-coordinate |
| 1154 | 4436-4437 | Distance 1 for X-coordinate |
| 1156 | 4438-4439 | Distance 1 for Y-coordinate |
| 1158 | 4440-4441 | Distance 2 for X-coordinate |
| 115A | 4442-4443 | Distance 2 for Y-coordinate |
| 115C | 4444-4445 | End of coordinate distance |
| 115E | 4446 | Column counter for characters |
| 115F | 4447 | Line counter for characters |
| 1160 : | 4448 : | Length counter for string |
|  |  | Variables used for rectangle routines |
| 1150 | 4432-4433 | X-coordinate 1 |
| 1152 | 4434-4435 | Y-coordinate 1 |
| 1154 | 4436-4437 | Rotation angle |
| 1156 | 4438-4439 | Counter for X-value |
| 1158 | 4440-4441 | Counter for Y-value |
| 115A | 4442-4443 | Length of a side of the rectangle |
| 115 C | 4444-4445 | X-coordinate 2 |
| 115E: | 4446-4447 | Y-coordinate 2 |
|  |  | Used for shapes and shape movement |
| 1150 | 4432 | Place older |
| 1151 | 4433 | Length pointer |
| 1152 | 4434 | Following pointer |
| 1153 | 4435 | Length of the string |
| 1154 | 4436 | Shape mode set/replace |
| 1155 | 4437 | Pointer to position in the string |
| 1156 | 4438 | Old bit-map byte |
| 1157 | 4439 | Variable for new string or bit-map byte |
| 1158 | 4440 | Place holder |
| 1159 | 4441-4442 | Column width (X-width) of a shape |
| 115B | 4443-4444 | Line number (Y-length) of a shape |
| 115D | 4445-4446 | Temp storage for the column width |
| 115F | 4447-4448 | Pointer to the shape string for shape storage |
| 1161 | 4449 | Bit pointer to byte of shape string |



| 121B: $4635-4639$ | Initial value for RND function |
| :--- | :--- |
| 1220: 4640 | Degree number for arc |
| 1221: 4641 | Pointer to reset status (cold-start or warm-start) |

Storage area for music pointers

| 1222: 4642 | <tempo rate> |
| :--- | :--- |
| 1223: $4643-4648$ | <voices> |
| 1229: $4649-4650$ | <ntime> |
| 122B: 4651 | <octave> |
| 122C: 4652 | <sharp> |
| 122D: $4653-4654$ | <pitch> |
| 122F: 4655 | <voice> |
| $1230: 4656-4658$ | <wave 0> |
| $1233: 4659$ | <dnote> |
| $1234: 4660-4663$ | <fltsav> |
| $1238: 4664$ | <fltflg> |
| $1239: 4665$ | <nibble> |
| $123 A: 4666$ | <tonnum> |
| $123 B: 4667-4669$ | <tonval> |
| $123 E: 4670$ | <parcnt> |
| $123 F: 4671-4680$ | <atktab> |
| $1249: 4681-4690$ | <sustab> |
| $1253: 4691-4700$ | <waftab> |
| $125 D: 4701-4710$ | <pulslw> |
| $1267: 4711-4720$ | <pulshi> |
| $1271: 4721-4725$ | <filters> |

Storage area for interrupt pointer

1276: 4726-4728
1279: 4729-4731
127C: 4732-4734
127F: 4735
1280: 4736

3-byte interrupt storage
3-byte interrupt address lo storage
3-byte interrupt address hi storage <intval>
<coltyp>


## Storage for SID variables

| 1281: | 4737 |
| :---: | :---: |
| 1282: | 4738-4740 |
| 1285: | 4741-4743 |
| 1288: | 4744-4746 |
| 128B: | 4747-4749 |
| 128E: | 4750-4752 |
| 1291: | 4753-4755 |
| 1294: | 4756-4758 |
| 1297: | 4759-4761 |
| 129A: | 4762-4764 |
| 129D: | 4765-4767 |
| 12A0: | 4768-4770 |
| 12A3: | 4771 |
| 12A4: | 4772 |
| 12A5: | 4773 |
| 12A6: | 4774 |
| 12A7: | 4775 |
| 12A8: | 4776 |
| 12A9: | 4777 |
| 12AA: | 4778 |
| 12 AB : | 4779 |
| 12AC: | 4780 |
| 12AD: | 4781 |
| 12AE: | 4782 |
| 12AF: | 4783 |
| 12B0: | 4784 |
| 12B1: | 4785 |
| 12B2: | 4786 |
| 12B3: | 4787-4790 |
| 12B7: | 4791-4857 |
| 12FA: | 4858 |
| 12FB: | : 4859 |
| 12FC: | : 4860-4863 |

Sound: Voice storage
Sound: Time storage lo value ( 3 byte)
Sound: Time storage hi value (3 Byte)
Sound: Max value lo (3 Byte)
Sound: Max value hi (3 Byte)
Sound: Min value lo (3 Byte)
Sound: Min value hi (3 Byte)
Sound: Direction (3 Byte)
Sound: Step number lo (3 Byte)
Sound: Step number hi (3 Byte)
Sound: Frequency lo (3 Byte)
Sound: Frequency hi (3 Byte)
Temp storage: Time value lo
Temp storage: Time value hi
Temp storage: Maximum value 10
Temp storage: Maximum value hi
Temp storage: Minimum value 10
Temp storage: Minimum value hi
Temp storage: Direction
Temp storage: Step number lo
Temp storage: Step number hi
Temp storage: Frequency lo
Temp storage: Frequency hi
Temp storage: Pulse-wave width lo
Temp storage: Pulse-wave width hi
Temp storage: Waveform
Temp storage 1 for POT function
Temp storage 2 for POT function
Temp storage for WINDOW operations lo/hi Memory pointer for SPRDEF \& SAVSPR cmds Definit. mode for SPRDEF and SAVSPR cmds Line counter for SPRDEF and SAVSPR cmds Sprite number for SPRDEF and SAVSPR cmds
*************************************************************
1300: 4864-6143 Unused absolute RAM range
1800: 6144-7167 Reserved for function key applications
1C00: 7168-8191 Video matrix \#2 (1 Kb, bit map color) if needed
****************************************************************
2000: 8192-16383 VIC bit map ( 8 Kb ) if needed
*************************************************************
4000: 16384 Start of ROM

### 8.3 Alphabetical listing of the kernal routines

As a user of the kernal and its subroutines you probably have found yourself looking for a certain routine or table. The kernal and the built-in monitor in the Commodore 128 consist of a large number of interesting and useful routines which you can integrate into your own programs in various ways. The problem lies in knowing that a certain routine exists, but not knowing where it can be found and how to access it. Before you start to look in the ROM listing for the routine you need, take a look through this table in which we have listed all of the important routines and tables which may be of interest to you.
\$C17C Adapt attribute RAM address
\$BOFC Addresses of the individual monitor commands (table)
\$B88A Base table for four number systems
\$C98E Bell: create tone
\$EF84 BSOUT output not to screen
\$E224 C128 mode routine
\$F81C CMPARE routine for FAR operations RAM
\$F81C CMPARE routine for FAR operations ROM
\$EE9B Change IRQ vector for tape operation
\$C3F4 Check Commodore key for time delay
\$F3A1 Check filename for burst mode
\$CA9F Clear from cursor position to screen end
\$CA76 Clear from cursor position to line end
\$CA8B Clear from line start to line end
\$CBB1 Clear line overflow bit
\$C60A Commodore/Shift character set switch
\$C892 Commodore/Shift switch to 40-column mode
\$C89F Commodore/Shift switch to 80-column mode
\$EOCD Copy NMI and IRQ routines to all banks
\$E723 CKOUT routine for RS-232 output
\$F16C CKOUT evaluation on serial bus
\$F127 CHKIN evaluation on RS-232
\$E795 CHKIN routine for RS-232 input
\$F1A9 CLOSE routine for tape operation
\$EEDO Check cassette recorder-keyboard
\$E980 Check tape header address for validity
\$E242 Check EXROM input form cartridge test
\$E61B Check RS-232 send parity
\$CAEA Clear or set auto-insert pointer
\$C142 Clear screen window
\$C4A5 Clear screen line in 40-column mode
\$C4C0 Clear screen line in 80-column mode
\$B8D2 Convert acc contents into two ASCII characters (X/A)
\$B8C2 Convert acc to two ASCII characters and output
\$F755 Coordinate system status word
\$E24B Configure system as Commodore 64
\$C40D Copy a window line (routine: MOVLIN)
\$C436 Copy a window line in 80-column mode
\$ED51 Copy start address for input/output operations
\$F533 Control message: output LOADING
\$F50F Control message: output SEARCHING FOR filename
\$F533 Control message: output VERIFYING
\$CEOC Copy character set into VDC RAM
\$C320 Conversion from ASCII characters to POKE codes
\$C93D Delete character under cursor
\$CA52 Delete current input line
\$CA24 Define sceen as window
\$F1E4 Delete file entry from table
\$F1C1 Delete a file entry
\$C91B Delete character to the left of the cursor
\$C3DC Delete line on screen (with move)
\$B050 Display monitor register contents
\$BOC5 Determine address of a monitor command
\$B641 Determine address of BRANCH commands
\$C96C Determine tab position
\$C8A6 Disable or enable Commodore/Shift
\$03F0 DMA call routine of common area in RAM
\$CAF2 Enable block cursor
\$C194 Editor IRQ routine
\$C62F Evaluate decoder table according to shift pattern
\$C6AD Evaluate and store keypress
\$C7B6 Execute control code
\$C9BE Execute escape sequences
\$C8E3 Execute insert
\$02A2 Fetch routine for FAR operations RAM
\$F800 Fetch routine for FAR operations ROM
\$F7C9 Fetch routine for LSV operations
\$F7AE Fetch routine for character from filename
\$C6E7 Flash VIC cursor
\$E26B Function ROM test for C-128 mode
\$E569 Get bit from serial bus into carry flag
\$CC6A Get cursor position and set
\$C244 Get character from keyboard queue
\$CB58 Get character and color at cursor position
\$C29B Get character from screen
\$EF5C Get character from serial bus
\$EF48 Get character from cassette
\$EF67 Get character from RS-232
\$E7CE GET routine for RS-232
\$EEF9 GETIN evaluation not over keyboard
\$E5D6 Give fast-mode pulse on serial bus
\$E9BE Increment tape buffer pointer
\$C07B Initialize screen and editor
\$C07B Initialize editor and screen
\$B046 Initialization of monitor commands
\$B021 Initialize monitor for regular entry
\$B014 Initialize monitor after BREAK
\$E1DC Initialize VDC registers
\$C37C Insert line on screen
\$EAEB Interrupt routine for tape read
\$ED90 Interrupt routine for tape write
\$CCF 6 Insert function key string
\$02E3 JMPFAR routine RAM
\$F841 JMPFAR routine ROM
\$02CD JSRFAR routine RAM
\$F82B JSRFAR routine ROM
\$C94F Jump to tab stop
\$E43E Kernal Acptr routine
\$EF06 Kernal BASIN routine
\$F934 Kernal boot routine
\$EF79 Kernal BSOUT routine
\$F106 Kernal CHKIN routine
\$EF0 6 Kernal CHRIN routine
\$EF79 Kernal CHROUT routine
\$E503 Kernal CIOUT routine
\$F14C Kernal CKOUT routine
\$F222 Kernal CLALL routine
\$F188 Kernal CLOSE routine
\$F226 Kernal CLRCH routine
\$F7A5 Kernal DMA call routine
\$E5FB Kernal FSTMODE routine
\$F7EC Kernal GETCFG routine
\$EEEB Kernal GETIN routine
\$E24B Kernal GO64 routine
\$F781 Kernal IOBASE routine
\$E109 Kernal IOINIT routine
\$FF17 Kernal IRQ routine
\$C55D Kernal KEY routine (\$FC87 in International versions)
\$E343 Kernal LISTN routine
\$F79D Kernal LKUPLA routine
\$F786 Kernal LKUPSA routine
\$F265 Kernal LOAD routine
\$F772 Kernal MEMBOT routine
\$F763 Kernal MEMTOP routine
\$FF05 Kernal NMI routine
\$EFBD Kernal OPEN routine
\$F867 Kernal PHOENIX routine
\$FA17 Kernal PRIMM routine
\$E093 Kernal RAMTAS routine
\$F65E Kernal RDTIM routine
\$F744 Kernal READST routine
\$FF3D Kernal RESET routine
\$E4D2 Kernal SECND routine
\$F73F Kernal SETBNK routine
\$F738 Kernal SETFLS routine
\$F75C Kernal SETMSG routine
\$F731 Kernal SETNAM routine
\$F665 Kernal SETTIM routine
\$F75F Kernal SETTMO routine
\$E33B Kernal TALK routine
\$E4E0 Kernal TKDA routine
\$F5F8 Kernal UDTIM routine
\$E526 Kernal UNLSN routine
\$E515 Kernal UNTLK routine
\$E056 Kernal RESTOR routine
\$F53E Kernal SAVE routine
\$F66E Kernal STOP routine
\$E05B Kernal VECTOR routine
\$C67E Key repeat evaluation
\$C55D Keybaord matrix read
\$F63D Keyboard row selection: RUN/STOP - SHIFT
\$C5E1 Keyboard read evaluate
\$C6CA Keyboard buffer prepare for function key
\$B976 Load bank pointer and program counter from zero page
\$E9FB Load program from cassette
\$F3EA LOAD routine in burst mode
\$F27B LOAD routine from serial bus
\$B406 Monitor command: . (assemble a line)
\$B194 Monitor command: ; (change register)
\$B1AB Monitor command: > (change memory contents
\$BA90 Monitor command: @ (disk command)
\$B406 Monitor command: A (assemble a line)
\$B231 Monitor command: C (compare memory areas)
\$B599 Monitor command: D (disassemble memory)
\$B3D8 Monitor command: F (fill memory area)
\$B1D6 Monitor command: G (Jump to XXXX without return)
\$B2CE Monitor command: H (Search for memory contents)
\$B1DF . Monitor command: J (Jump to XXXX with RTS)
\$B337 Monitor command: L (Load a program)
\$B152 Monitor command: M (display memory contents)
\$B050 Monitor command: $\mathbf{R}$ (display register contents)
\$B337 Monitor command: S (store a program)
\$B234 Monitor command: T (move memory areas)
\$B337 Monitor command: V (compare program with memory)
\$B0E3 Monitor command: X (exit)
\$B981 Monitor command: Convert number to different system
\$E805 NMI routine for RS-232
\$E8A9 NMI routine for RS-232 output
\$E878 NMI routine for RS-232 input
\$F915 Output boot sector message
\$F0CB Open file on serial bus
\$EFFO OPEN routine for tape operation
\$F040 OPEN routine for RS-232
\$E75C Output in RS-232 buffer
$\$ C C 2 F \quad$ Output acc at cursor position
\$FD15 Output combined accent
\$CC27 Output space at cursor position
\$E3E2 Output byte on serial bus
$\$ C 76 \mathrm{~F} \quad$ Output carriage return to screen
\$C2BC Output character at cursor position
\$C72D Output character on screen
\$F521 Output found filename on screen
\$F71E Output system and control messages
\$CE8C Prepare byte output on serial bus
\$F9FB Prepare acc contents in two ASCII characters (-99)
\$EAA1 Prepare cassette synchronization
\$C363 Perform linefeed
\$E69D Process received bit from RS-232
\$CCA2 Program function key
\$F4C5 Read data block in burst mode
\$E9F2 Read data block from tape
\$F 4BA Read data byte in burst mode
\$C258 Read an input line terminated by RETURN
\$E8D0 Read program header from cassette
\$E987 Recalculate tape-end address
\$EE57 Recorder operation end
\$EEB0 Recorder motor off
\$E000 Reset routine
\$C651 Repeat keyboard logic
\$C77D Reset quote mode
\$F0B0 Reset CIAs to RS-232
\$FCAA Reset decoder table set vectors
\$F9B3 Recreate DOS output buffer
\$C980 Reset tab stops
\$E5FF RS-232 output
\$E68E RS-232 data-bit number calculate
\$E672 RS-232 NMI status set
\$E6D4 RS-232 start bittest
\$EFB7 RS-232 character output
\$C3A6 Scroll screen up
\$F5C8 SAVE routine for tape operation
\$E99A Search tape header for name
\$CBC3 Search for end of input line
\$F202 Search in logical file number table
\$CACA Scroll up
\$CABC Scroll down
\$CAE2 Scrolling permit or prohibit
\$F23D Set standard I/O devices
\$CA14 Set window borders
\$ED5A Set bit counter for serial output
\$CB37 Set or clear bell pointer
\$CDF 9 Set attribute address for attribute RAM
\$C7E5 Set character color in 40-column mode
\$C7EC Set character color in 80-column mode
\$CB93 Set line overflow bit
\$C8D5 Set cursor flash mode
\$CD57 Set cursor at current column
\$C33E Set cursor to end of line
$\$ \mathrm{C} 150 \quad$ Set cursor in screen windor at HOME position
\$C875 Set cursor to left in window to left
$\$ C 867$ Set cursor up in window
\$C854 Set cursor right in window
\$C85A Set cursor down in window
$\$ C C 00 \quad$ Set cursor one position left in window

| \$CBED | Set cursor one position right in window |
| :--- | :--- |
| \$C932 | Set old cursor address again |
| \$CD6F | Set cursor color at cursor position |
| \$F0D5 | Set filename to serial bus |
| \$C961 | Set or clear tab stop |
| \$E573 | Set clock frequency to 1MHz |
| \$C8BF | Set or clear reverse mode |
| \$C207 | Set IRQ register |
| \$F39B | Set program end address after LOAD |
| \$02AF | Stash routine for FAR operations RAM |
| \$F80D | Stash routine for FAR operations ROM |
| \$F7BC | Stash routine for LSV operations |
| \$CD2C | Switch 40/80 column modes |
| \$FA65 | System IRQ routine |
| \$FA40 | System NMI routine |
| \$F7F0 | Table of configuration values |
| \$CEB2 | Table of function key assignments |
| \$C6DD | Table of funtion key codes |
| \$EEA8 | Table of IRQ vectors for tape operation |
| \$CE74 | Table of initialization values for 40-column |
| \$CE8E | Table of initialization values for 80-column |
| \$C78C | Table of control codes |
| \$E04B | Table of MMU initialization values |
| \$B0E6 | Table of monitor keywords |
| \$E850 | Table of timer constants for RS-232 baud rate |
| \$E2F8 | Table for VDC initialitzation |
| \$E2C7 | Table for VIC initialitzation |
| \$FCC3 | Test accent keys and combine accents |
| \$CB74 | Test line overflow bit |
| \$C2FF | Test quote character and set pointer |
| \$B7A5 | Test separator between command operands |
| \$EA8F | Test the STOP key |
| \$E9DF | Test for tape button |
| \$C8DC | Turn off cursor flash mode |
| \$CB1A | Turn cursor flash off for 40-column mode |
| \$CB2E | Turn cursor flash on for 40-column mode |
| \$CB0B | Turn cursor flash off for 80-column mode |
| \$CB21 | Turn cursor flash on for 80-column mode |
| \$CB48 | Turn off 80-column reverse |
| \$CB3F | Turn on 80-column reverse |
| \$C8CE | Turn underline mode off |
| \$C8C7 | Turn underline mode on |
| \$CAFE | Turn underline cursor on |

\$C06F Vector table to ASCII decoder tables
\$FE34 Vector table to DIN decoder tables (International Versions only)
$\$ C 000$ Vector table for editor routines
\$C9DE Vector table for editor routines
\$C7B6 Vector table for control code routines
\$F3EA Verify routine in burst mode
\$EA7D Wait for tape I/O termination
\$E7EC Wait for end of RS-232 tranfer
\$E5BC Wait for fast-mode response from bus
\$E9E9 Wait for RECORD \& PLAY on Datasette
\$E9C8 Wait for button on datasette
\$EA15 Write tape buffer to tape
\$ED69 Write bit to tape
\$E919 Write data block to tape
\$E919 Write header to tape
\$EA1C Write data block to tape
\$EE2E Write the header

### 8.4 The Token Table

The Commodore BASIC 7.0 is, in contrast to BASIC 2.0 on the C-64, extended with a number of new commands and instructions. As you know, BASIC commands are not saved in their text forms, but in the form of so-called "tokens". In order to ensure unambiguous identification of tokens and other text characters, the code values 128 to 256 are reserved for the tokens. This is exactly 128 possible values with which a token can be indicated. But BASIC 7.0 has more than 128 different command keywords. For this reason, there are some tokens which require two values to denote a keyword. The BASIC interpreter recognizes the two values as a token. Here is a table of all the command keywords and the token values associated with them.

| Command | Token | Command | Token |
| :---: | :---: | :---: | :---: |
| END | \$80 | FOR | \$81 |
| NEXT | \$82 | DATA | \$83 |
| INPUT\# | \$84 | INPUT | \$85 |
| DIM | \$86 | READ | \$87 |
| LET | \$88 | GOTO | \$89 |
| RUN | \$8A | IF | \$8B |
| RESTORE | \$8C | GOSUB | \$8D |
| RETURN | \$8E | REM | \$8F |
| STOP | \$90 | ON | \$91 |
| WAIT | \$92 | LOAD | \$93 |
| SAVE | \$94 | VERIFY | \$95 |
| DEF | \$96 | POKE | \$97 |
| PRINT\# | \$98 | PRINT | \$99 |
| CONT | \$9A | LIST | \$9B |
| CLR | \$9C | CMD | \$9D |
| SYS | \$9E | OPEN | \$9F |
| CLOSE | \$A0 | GET | \$A1 |
| NEW | \$A2 | TAB ( | \$A3 |
| TO | \$A4 | FN | \$A5 |
| SPC ${ }^{\text {( }}$ | \$A6 | THEN | \$A7 |
| NOT | \$A8 | STEP | \$A9 |
| + | \$AA | - | \$AB |
| * | \$AC | / | \$AD |
| $\wedge$ | \$AE | AND | \$AF |
| OR | \$B0 | > | \$B1 |


| Command | Token | Command | Token |
| :---: | :---: | :---: | :---: |
| = | \$B2 | < | \$B3 |
| SGN | \$B4 | INT | \$B5 |
| ABS | \$B6 | USR | \$B7 |
| FRE | \$B8 | POS | \$ 89 |
| SQR | \$BA | RND | \$BB |
| LOG | \$BC | EXP | \$BD |
| COS | \$BE | SIN | \$BF |
| TAN | \$C0 | ATN | \$C1 |
| PEEK | \$C2 | LEN | \$C3 |
| STR\$ | \$C4 | VAL | \$C5 |
| ASC | \$C6 | CHR\$ | \$C7 |
| LEFT\$ | \$C8 | RIGHT\$ | \$C9 |
| MID ${ }^{\text {S }}$ | \$CA | GO | \$CB |
| RGR | \$CC | RCLR | \$CD |
| POT | \$CE \$02 | BUMP | \$CE \$03 |
| PEN | \$CE \$04 | RSPPOS | \$CE \$05 |
| RSPRITE | \$CE \$06 | RSPCOLOR | \$CE \$07 |
| XOR | \$CE \$08 | RWINDOW | \$CE \$09 |
| POINTER | \$CE \$0A | JOY | \$CF |
| RDOT | \$D0 | DEC | \$D1 |
| HEX\$ | \$D2 | ERR\$ | \$D3 |
| INSTR | \$D4 | ELSE | \$D5 |
| RESUME | \$D6 | TRAP | \$D7 |
| TRON | \$D8 | TROFF | \$D9 |
| SOUND | \$DA | VOL | \$DB |
| AUTO | \$DC | PUDEF | \$DD |
| GRAPHIC | \$DE | PAINT | \$DF |
| CHAR | \$E0 | BOX | \$E1 |
| CIRCLE | \$E2 | GSHAPE | \$E3 |
| SSHAPE | \$E4 | DRAW | \$E5 |
| LOCATE | \$E6 | COLOR | \$E7 |
| SCNCLR | \$E8 | SCALE | \$E9 |
| HELP | \$EA | DO | \$EB |
| LOOP | \$EC | EXIT | \$ED |
| DIRECTORY | \$EE | DSAVE | \$EF |
| DLOAD | \$F0 | HEADER | \$F1 |
| SCRATCH | \$F2 | COLLECT | \$F3 |
| COPY | \$F4 | RENAME | \$F5 |
| BACKUP | \$F6 | DELETE | \$F7 |
| RENUMBER | \$F8 | KEY | \$F9 |
| MONITOR | \$FA | USING | \$FB |


| Command | Token |  |  | Command | Token |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UNTIL | \$FC |  |  | WHILE | \$FD |  |
| BANK | \$FE | \$02 |  | FILTER | \$FE | \$03 |
| PLAY | \$FE | \$04 |  | TEMPO | \$FE | \$05 |
| MOVSPR | \$FE | \$06 |  | SPRITE | \$FE | \$07 |
| SPRCOLOR | \$FE | \$08 |  | RREG | \$FE | \$09 |
| ENVELOPE | \$FE | \$0A |  | SLEEP | \$FE | \$0B |
| CATALOG | \$FE | \$0C |  | DOPEN | \$FE | \$0D |
| APPEND | \$FE | \$0E |  | DCLOSE | \$FE | \$0F |
| BSAVE | \$FE | \$10 |  | BLOAD | \$FE | \$11 |
| RECORD | \$FE | \$12 |  | CONCAT | \$FE | \$13 |
| DVERIFY | \$FE | \$14 |  | DCLEAR | \$FE | \$15 |
| SPRSAV | \$FE | \$16 |  | COLLISION | \$FE | \$17 |
| BEGIN | \$FE | \$18 |  | BEND | \$FE | \$19 |
| WINDOW | \$FE | \$1A |  | BOOT | \$FE | \$1B |
| WIDTH | \$FE | \$1C |  | SPRDEF | \$FE | \$1D |
| QUIT | \$FE | \$1E |  | STASH | \$FE | \$1F |
| FETCH | \$FE | \$21 |  | SWAP | \$FE | \$23 |
| OFF | \$FE | \$24 |  | FAST | \$FE | \$25 |
| SLOW | \$FE | \$26 |  |  |  |  |

### 8.5 The Character Set

On the following pages you find two character sets, the normal Commodore character set (the only one in the American version) and the DIN (German [Deutshe] Industry Normal) foreign language set. They contain information about the address at which the matrix of the character is located, as well as the value of the POKE code in parentheses.

The C-128's sold in Europe contain two character sets, the normal Commodore character set and in the German versions a DIN (German [Deutshe] Industry Normal) character set for foreign languages. C-128s sold in other foreign countries may have a different International character set than the one presented here, we have checked only the American and German versions. See the differences in the ROM listing starting at \$FC80 thru \$FEFF and at \$C012. Notice that the KEY vector at \$FF9F in the Kernal Jump Table points to the same location but that the address at that location (\$C012) is different for the American (\$C55D) and German (\$FC87) versions. The German version jumps to the standard keyboard matrix reading routine (\$C55D) at address \$FCC3. On the International versions you can switch between the two character sets by pressing the ASCII/DIN key (CAPS LOCK on American versions). The key is polled through interrupts, meaning that it is recognized immediately when it is pressed. The character set on the 40 -column screen changes immediately and on the 80 column screen the computer pauses for about one second. This is because the computer has to copy the character set to the VDC ( 80 -column controller) memory because this controller does not get its characters from the ROM.

Physically the two character sets, ASCII and DIN, are at the same address, namely \$D000. When the ASCII/DIN key is pressed, the two character sets are exchanged via hardware.

To save space in the book, we have not pictured the reverse characters. To obtain the address of these characters, add the offset $\$ 0400$ to the base address of the normal character.

You can easily change the character set for the 80 -column controller by changing the corresponding addresses in the VDC RAM. Chapter 5 contains more information about this and other aspects of the VDC.

You can also change the VIC character set by changing the character set pointer in CIA 1. More information about this can be found in the chapter on the VIC chip, Chapter 2.







| D000 | (000) |
| :---: | :---: |
| 3 C |  |
| 42 | $1{ }^{1}$ |
| 38 |  |
| 24 | 12-100 |
| 1 C |  |
| 42 | 口10 |
| $\bigcirc$ |  |
| 00 |  |

DO20 (004)


DO40 (008)


D060
(012)


0080
(016)


DOAO
(020)
$3 E$
08
08
08
08
08
08
00

D008
(001)


0028 (005)


DO4B
(009)


DO68
(013)


D088 (017)


DOAB
(021)


0010
(002)


DOSO (006)


0050
(010)


D070
(014)


D090
(018)


DOEO
(022)


DO18
(003)


DOS8
(007)


0058
(O11)


D078
(015)


D098
(019)


DOBB
(023)




| D240（072） | D248 | （073） | D250 | 0 （074） | D258 | 8 （075） |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 07 － 070 | CO | Cunaul | 0.5 | －以リバ1 | 80 | 5－0 |
| 07 ＝～ロロ | CO | O112 | 0.5 | E0に | 40 |  |
|  | CO | －avira | 0.5 | 00 | 20 |  |
| 07 － | CÓ |  | OS | 二にごに | $10=$ |  |
| 07 070 | CO | ロニロビに | 03 | OOOO | 08 | $\square$ |
| 0780 | co | CuOUに， | OS | －0000 | 045 | －10二 |
|  | co | －1000 | 03 | 10000 | 02 | －0ロロローシ |
| 07 ひロロール | CO | ロローロロシ |  | ロロロロニ゙ | 01 － | 000000 |
| D260（076） | D268 | （077） | D270 | －（078） | D278 | （079） |
| 80 ¢00000 | 01 | － |  |  | FF |  |
| 80 ¢0ロロロ | $02=$ | ロロロ0 | 00 | －1000000 | 80 |  |
|  | 04 E | ロロロハ0 | 00 ： | シーロローローリー | 80 | ロロロロニロー |
| $80-2000$ | 08 E | －ロ迥 | 00 － | ロロロロロロージ1 | 80 ？ | －ロローローシ |
| 80 90는u | 10 | ロ－ | 00 － | ロロロロロニロシ | 80 | － 0 － |
| 80800 | 20 | 1000 | $00 \%$ | －0000， | 80 B | ODOCOE |
|  | 40 | O100 | 00 | ロロロロロニー | 80 | COLO |
|  | 80 | ロイローロー | 00 | ロッロー | 80 cren | ロロニ゙ージ |
| D280（080） | D288 | （081） | 0290 | ）（082） | D298 | （083） |
| FF Pa | FF |  | 00 － | 200000＂ | 00 D |  |
| 01 | FE |  |  | －ロージー | $00=$ |  |
| $01=0$ | FC |  | 00 | O10 | 00 三 | 为 |
| 010 | FB |  | 00 | 0 | 00 |  |
| $010=$ | F0 | $=-=$ | 0 OS | －$=1100$ | FO |  |
| 01000000 | EO | －0゙に | 04 | Oに， | FO |  |
| 010000 | CO | O以口ロ二心 | \％8 | OLGOQO | Fo |  |
| 01 こロル゙ロハロー | 80 | ローロロ゙ローロ | 08 | ヒロロロ込込 | Fo | ロー |
| D2AO（084） | D2AB | （085） | D2EO | （086） | D2B8 | （087） |
|  | EO | OVO |  |  | FO | macole |
| 60 ¢0゙， | EO |  | FF |  | Fó |  |
| 00 Oロ0 | EO | － | 00 | 1－ | FO |  |
|  | EO | － | 00 | OUOEN | 000 | 11 |
| 10 | EO |  | 00 | O0， | 00 | 0000 |
| $08=000$ | EO | 1010 | 00 | OLE： | 00 DO | O以にニ |
|  | EO | \％ | 00 Б | ーロロロニニ゙ | 00 O | ロッロニ゙ロニ |
| D2C0（088） | D2C8 | （089） | D2D0 | （090） | D2D8 | （091） |
|  | 00 | －ロロロー： | Fo | － | 00 ： | にロロにロロa |
| 00800 | 00 － |  | FO | －1－ | 00 | 0 |
| 00 － | 00 | ロロロパロ！ | Fo | －10010 | 00 － | OL： |
| 00 － | $00=$ | DOCOM | FO | 行㫛 | 00 － | $1{ }^{1}$ |
| 00 | 00 こ | ニーロロロー | FO | －ioul | AA |  |
| FF | 00 －i |  | Fo | － | 55 |  |
| FF | FF |  | Fo | ロロロ | AA |  |
| FF | FF |  | Fo |  |  |  |
| D2E0（092） | D2E8 | （09．3） | D2FO | （094） | D2F8 | （095） |
|  | AA | －nai | 00 | リールロローロ | 00 － |  |
| 01 O－C | 55 |  | 00 | ターバローロ | 00 | －ロロロロロロー |
| 01 － | AA |  | 01 D |  | 00 － 0 | 90ㅁำにロー |
| 01 O以 | 55 |  | SE |  | 00 － |  |
| 01 | AA |  | 54 | － | 000 | O00000 |
| 01 E＝ | 55 |  | 14 | 日G00ロロー | 00 － | －0ロロバロ |
| 01 何 | AA | － | 14 － | ロリnロ近 | 00 |  |
| FF Camame | $55 \square$ | 0 | 00 | ロロロロロロロ | FF | ， |




### 8.6 The Keyboard Matrix

The keyboard of the C-128 is designed in the form of a matrix. Imagine it as a network (or grid) of lines. In the horizontal plane you have 11 lines and in the vertical, 8 lines. When you press a key, you close the normally open contact between a horizontal and a vertical line. The computer can then recognize which key was pressed.

That's the basic principle of the keyboard matrix. In practice it is much more complicated since a connection is not available on an I/O component for each of the 11 horizontal and 8 vertical lines. The Commodore 128 has two components with a total of three ports that have the task of reading the keyboard matrix. Lines PA0-PA7 and PB0-PB7 are available on CIA 1. These 16 lines can be programmed as either input or output. Theoretically it is also possible to transfer 16-bit values via these lines. Lines PA0-PA7 are responsible for the first 8 matrix lines of the keyboard circuit. The missing three lines, believe it or not, are connected to the VIC chip.

The VIC chip built into your C-128 has 2 more registers than the component used in the Commodore 64. The first is the register at address \$D030, is responsible for the clock frequency at which the computer will operate ( 1 or 2 MHz ). This register does not interest us here. The other new register is at address \$D02F. The additional three keyboard matrix lines are polled via this register. The register offers us bits $0-3$ for this, but only bits $0-2$ are used, since only three additional matrix lines need to be polled. The 8 matrix columns are addressed via the lines PB0-PB7 of CIA1 via port B.

The actual keyboard polling follows this pattern. Port A of CIA 1 (lines PA0-PA7 are brought low; that is, the register is loaded with the hex value $\$ 00$ ). In addition, the remaining three lines must also be loaded with a low value in the VIC register. Port B (lines PB0-PB7) of CIA 1, switched to input, is then read. If a key is pressed at some point, one of the input lines on port B will also be switched to a low level. This is recognized by reading port B and finding a value other than the high value (\$FF). At this point, we can determine that a key was pressed. Which key it is cannot yet be determined.

The exact position within the keyboard matrix is then determined by bringing each of the 11 matrix lines low in turn and reading port B each time. Now we can tell in which line and column of the matrix the key was pressed. A count register is used during this process in order to record the assignment number of the pressed key. Polling the joystick is done in the
same manner as the normal keyboard polling because the joystick connections are wired in parallel to some keys on the keyboard.

In the schematic on the next page you can recognize the physical layout of the keys and their connections to the three ports. One point of interest is that, while the keys on the keypad produce the same results on the screen as the regular digit keys, they can be differentiated from them. This applies for the cursor control keys and the other duplicate keys on the keyboard.
\$DC01 Port B CIA 1


### 8.7 The Computer Modes

As you must know by now, your Commodore 128 contains three computers in one. You can select whether you want to have a:

* CP/M 3.0+ computer
* Commodore 128
* Commodore 64

The various components in the computer are switched on or off depending on the computer mode. In order to show you graphically which components are involved, we have made the following three figures. Shaded areas designate the devices active in the given mode while unshaded areas indicate those which are inactive. Inactive means that the MMU does not permit access to these components. In the C64 mode, access to the MMU itself is prohibited (for compatibility reasons).

## C-64 MODE



## C-128 MODE



## CP/M MODE



### 8.7.1 The power-up modes

On the preceding three pages you see three diagrams. These schematic drawings of the chips and circuits in your Commodore 128 should make it clear to you which ROMs and controllers are active in each of the three modes of operation. The active components in each operating mode are shaded.

As a rule, the computer always tries to enter the 128 mode when it is turned on. But there are some special cases in which the computer is directly switched to a different operating mode. This is the case when you insert a CP/M diskette into the disk drive. The CP/M mode with the Z-80 processor active is then enabled via the boot routine in the 128 mode. Another possibility arises when you insert a Commodore 64 cartridge in the expansion port. This is also noted during the power-up procedure and the computer switches directly to the C-64 mode responsible for this cartridge.

Another way of entering the C-64 mode is by way of the GO 64 command. After an appropriate request for confirmation of the command, the computer is switched to the C-64 mode. It is also possible to get around the BASIC interpreter's confirmation request and enter the C-64 mode directly. You can do this by directly addressing the kernal routine for reconfiguration with a SYS command. The appropriate SYS command is:

## SYS 57931 or SYS DEC("E24B")

These are, so to speak, the "official" options for entering another operating mode, especially the C-64 mode. But there are a few "unofficial" ways, which we discovered by accident while documenting the kernal and BIOS.

One such method involves the Commodore key, designated with the Commodore logo and found in the lower left-hand corner of the keyboard. If you hold this key down during the power-up procedure, the computer will enter the C-64 mode directly without trying to load a boot sector from the diskette or entering the 128 mode. The obligatory confirmation question is also avoided with this method. This trick with the Commodore key works not only when the computer is being turned on, but also if you hold it down while pressing the reset button on the right side.

Another interesting option affecting the power-up state of the computer involves holding down the RUN/STOP key while turning the computer on. This causes the computer to enter the 128 mode, but control is immediately passed to the built-in monitor. Furthermore, the kernal boot routine is not executed first. We say "first" because the test to see if the RUN/STOP key is pressed is performed before the kernal boot routine is executed and the test routine then jumps to the monitor in the form of a JSR command. When you exit the monitor with the X command, then the computer resumes operation with the normal boot routine and general initialization, provided you have not changed the return address on the stack.

These methods are of interest both to the assembly-language programmer and to the user who wants to use his old C-64 programs without having to go through the boot routine.


## Chapter 9: The Hardware

Imagine the following tricky situation in which the developers are asked to construct a computer that, on the one hand, is completely compatible with the existing C-64, and on the other hand, is to be outfitted with completely new, state-of-the-art features.

This task is difficult enough, but as icing on the cake, a Z-80 microprocessor should be added to the whole thing in such a way that it can peacefully coexist in the same system with the other processor.

You can imagine the difficulties involved. But this idea is not entirely new. Some of you no doubt remember the infamous CP/M cartridge for the Commodore 64, which was supposed to allow it to use the CP/M operating system. This expansion contained a Z-80 processor in addition to a few control components.

So you take a C-64, a CP/M cartridge, an additional 64 K of memory, a new operating sytem and BASIC, mix them all together and let it all simmer for a few months.

We have no doubt that the first C-128 prototype used a C-64 as a basis. The tough part must have been in trying to put the whole thing together on a single board.

Fortunately, Commodore has its own semiconductor manufacturing company (MOS). It was clear that there was no way the necessary control components for the coordination of the processors and switching both memory banks and operating systems would fit onto a reasonably-sized PC board using current TTL technology. MOS had to design a special large-scale intergrated circuit, the MMU 8722, to handle all of the management logic.

This undertaking proceeded very well when the VIC chip, taken from the C-64 (but now known as the 8564), and the 6510 processor (now the 8502) were submitted to redesign. A new video controller (8563), which can display 80 columns in color, was added. What good is such a capable computer, which can run CP/M, if it is limited to 40 columns per line?

The address manager of the C-64 was refurbished to become the 8721. It has 23 (significant) input lines and 16 outputs. We will discuss the details of this and other devices shortly.

The question will no doubt arise, as to why we have not included a complete circuit diagram in this book. The diagram takes up 4 sheets of normal-sized paper; each so full of components, that reduction would be out of the question. We therefore decided to divide the circuit into blocks, into bite-sized and (hopefully) clear function groups within the text.

In general the diagrams are designed so that the signal flow is from left to right. At the left you find all input lines and at the right all of the output lines. The I/O block is an exception to this. Here it was not possible to retain this principle because space was too scarce and the interfaces are not clearly assigned as input or output.

Signal names prefixed by a minus sign are active low, meaning that they are "true" (or active) when the logical signal $=0$. Bus lines are emphasized in the diagrams. Everything having something to do with the address bus is dotted, the data bus has diagonal stripes, and all of the remaining bus-like structures are checkered.

The components filled with the rings are intended to indicate that something special happens to the input signals which cannot be represented individually. In general, there is not a single IC behind it, but a whole system of them.

## The CPU

Naturally there isn't just one processor, but two. The block diagram on the next page should, despite its simplicity, convince you that a good deal of switching effort is required to allow two microprocessors to use the same system components, even if not at the same time.

It is clear that only one processor can be running at any given time. The other must wait during this period. The trick is to get the processor in question to actually stop (that is, to interrupt it in such a manner that it can resume its work at a later time without any problems) and not crash when the system bus is blocked off. This can be done in various ways:

The bus must be given up (and this applies to both processors) when the 40 -column video controller has to access the RAM, in order to refresh the screen. The lines BA (Bus Available) and AEC (Address Enable Control), both of which come from the VIC chip, are used to signal this condition to the switching logic.


The second possibility is offered by the DMA line (Direct Memory Access), which comes from the expansion slot. Here too, both processors must relinquish the bus because the system bus is controlled from the outside in these cases, by a RAM expansion or other add-on hardware.

The programmer (or CP/M) is responsible for the third variant. Here the two processors can be selected with the -Z80EN line. This signal comes from the MMU.

The meaning of additional input lines:
Z80PHI is the system clock created by the VIC for the Z-80.
-RES resets the processors, which causes the Z-80 to start execution at address 0 , and the 8502 to start at the reset vector in the ROM.
-IRQ is the interrupt line connected to both processors by means of which devices like the CIAs can signal the occurrence of an event.
-NMI is also an interrupt, but only for the 8502. This signal is derived from the RESTORE key.
CASS SENSE comes from the Datasette and indicates that the PLAY button is pressed.
CAPLK SENSE indicates the status of the SHIFT LOCK key .
$1-2 \mathrm{MHZ}$ is the system clock for the 8502 and is provided by the VIC. This line supplies a clock signal of 1 or 2 MHz , depending on bit 0 in register 48 of the VIC.

The output lines:
$\mathrm{R} /-\mathrm{W}$ tells connected peripheral components whether data is to taken from the bus or whether they are to supply the bus with data on their part.
-M1 is a Z-80 specific signal and means that the processor is currently fetching a command byte (in contrast to an operand) from the data bus. This line is used to prevent access to peripheral ICs during M1 (which could otherwise happen because the I/O addresses in the hardware are "normal" memory addresses).
-Z80I/O signals an I/O access of the Z-80 by means of the command IN or OUT. The lock-out mentioned above is removed by this signal.
D0-7 comprise the data bus.
A0-15 make up the address bus.
LORAM puts RAM in place of the BASIC ROM in the C-64 mode.

HIRAM is like LORAM, except the kernal ROM is replaced by RAM.
CHARENmakes it possible to read the character generator. Normally the color memory and I/O lie in this range.
CASS WRT is the write line for the Datasette.
CASS MTR controls the Datasette motor.

The address logic
In order to give you an idea of the complexity of this function block, we have illustrated the complete memory layouts for the C-64 and 128 modes on the following two pages. Try to imagine the memory in layers. One layer applies as the user surface, in which changing combinations are possible. The MMU is responsible for the global division (operating mode, bank selection, processor). Depending on this, the AM brings the desired portions to the surface, that is, it generates the necessary selection signals.

In connection with this we would like to list the pin layouts of these two ICs, as well as a description of each pin:

## 2 -RES

3-10 TA8-15. This is the translated address bus. The address A8-15 are "translated" depending on the configuration. For example, the address $\$ 0000$ must be converted to $\$$ D000 during Z-80 operation, because part of the BIOS is located here and after reset the Z-80 starts execution at address 0 .
11+12 -CAS0 and -CAS1. These two signals are responsible for the selection of the RAM bank, depending on register 1.
13-15 I/OSEL, ROMBANKHI, and ROMBANKLO. These signals are used to control the AM and result from the combination of bits 0-5 of register 1.
16 GAEC results from the combination of DMA and AEC and permits the MMU to take the lines LA8-15 from the bus.
17 MUX is created by the VIC. The MMU uses this to activate the signals -CAS0 and -CAS1.
18-31 A0-15, whereby the lines A6/7 and A4/5 are externally combined into one signal. The MMU also decodes its selection signal from the address bus.
35-42 D0-7
$43-$ Z80EN reflects bit 0 of register 5 and is responsible for selecting the processor.


$44 \quad$-FSDIR corresponds to bit 3 of register 5. Here the data direction of the serial bus -SRQIN, which is responsible for the data clock for the high-speed transfer using the 1571 disk drive, is switched. -GAME and -EXROM come from the expansion slot and can be read as bits 4 and 5 of register 5.
$47 \quad 64 /-128$ is a control line for the AM and corresponds to bit 6 of register 5.
48 40/80 comes from the keyboard and can be read as bit 7 of register 5.

With a few exceptions we will simply list the AM pins, since no set assignment can be given to many of them because of the complex internal combination possibilities. Imagine how many combinations have to be checked with 23 input bits (about eight million). Naturally, not that many are used, since the IC has only 16 output lines, of which a maximum of only four can reasonably be active at any given time.

You can easily recognize the function of the outputs from the names and the block diagrams, since they are really only chip select lines.
1-6 A15-10

7 VICFIX. This input is tied to ground on the board via jumper J2. The significance of this line is not clear.
9 AEC
$10 \mathrm{R} /-\mathrm{W}$. This signal is evaluated such that, at least in the C64 mode (nothing is known about the C128 mode), write access to the ROM address area always write to the "hidden" RAM, even if it is not explicitly selected.
11-12 -GAME and -EXROM exchange the BASIC and/or kernal ROM for the software found in a cartridge in the C64 mode, as is the case for games, for example.
13 -Z80EN
14 -Z80I/O
15 64/-128. Here it is decided which kernal or BASIC is active.
16 I/OSEL
17-18 ROMBANKHI and ROMBANKLO
19-20 MA4-5
21 BA
22-23 LORAM and HIRAM
25 CHAREN
26 -VA14


27 128/-256. This signal indicates what type of ROM is in the sockets ROM1 and ROM3. It is possible to have two 16K ROMs in the sockets ROM1/4 and ROM2/3 form one 32 K ROM each. It is possible to specify one or the other possibility during production. In the second case, the free sockets ROM2 and ROM4 are not free for other purposes!
30-31 -ROML and ROMHI go to the expansion slot.
32 CLRBANK switches between two possible banks of the color RAM. The dependency of this signal is not yet known. -VA14 may play a role here.
33 -FROMI (Funtion ROM Internal)
34-37 -ROM4 to -ROM1
38 -IOCS is the general selection for all peripheral ICs. The sole exception is the MMU, which decodes itself.
$40-$ DWE is the write signal for the RAM banks.
41 -CASENB is the address strobe for the RAM banks (simultaneous selection signal).
42 -VIC
43 -IOACC signals to the VIC an access to a peripheral IC, which brings the system clock down to 1 MHz if it was previously at 2 MHz . This is necessary because the peripheral components can be supplied only with 1 MHz , so this signal synchronizes them to the 8502.

44 -GWE is the write signal for the color RAM.
45 -COLORAM
46 -CHAROM
47 -CAS is actually responsible for the creation of -CASENB.
The greatest portion of the address logic is described in the pin descriptions. Worthy of mention is the funnel-shaped symbol in the upper right-hand corner of the diagram. This is the address multiplexer. As you may already know, not all of the address lines are applied to the dynamic RAMs at once, but one half at a time to the same lines. For this reason, the two halves of the address bus must be brought together. The decision as to which half is applied to the lines is taken care of by the MUX signal. The RAM chip recognizes the bottom half on -RAS and the top half on -CAS.

## The RAM

The RAM consists of two banks of 64 K each. No more are possible! Banks 2 and 3 indicated in the memory map are to be understood as external expansion and are accessed in a different manner.

One interesting thing in the block diagram is the buffer at the bottom. In cases of memory access from the outside, this supplies the top half of the address bus.


## The ROMs

The function block contains the combined "intelligence" of the computer. The selection signals for the individual ROMs come from the AM. Worthy of mention is the function of the $64 / 128$ signal. If a 32 K ROM is inserted in ROM1, this signal switches between the two halves. The lower half contains the kernal for the C-128 and the upper half contains the entire operating system software for the C-64. Jumper J6 must be connected on the PC board for this.

TA12 provides for the conversion of the area at $\$ \mathrm{D} 000$ to $\$ 0000$ for the Z-80 operation.


## 40 column

The jumble of bus lines in this section is because the VIC controls the system bus itself in order to get the information necessary to refresh the screen picture from the RAM. To do this, it must stop the currently active processor by means of the BA and AEC lines, so that no concurrent RAM accesses can occur. As much as possible, however, it chooses a time when the processors will not be disturbed. It uses the clock gaps during which the computer is not accessing the bus. An exception to this is when sprites are displayed. Here the VIC must get the entire point map, which in the case of a "normal" character it would get from the character generator, from the RAM, which naturally takes time.

So that the VIC "knows" when it may do something, it is in charge not only of the screen display, but of the clock generation for the whole computer. So at any time it is informed about the current state of the system. To display a character, it first gets the ASCII value of the character from the RAM, then the corresponding bit pattern from the character generator, and finally the color information from the color RAM.

This last point, by the way, is a special case: The color RAM is connected directly to the VIC via its own four-bit wide data bus, so that the ASCII value and the color arrive simultaneously when the refresh address is given.

Another interesting feature is the composition of the RAM address. It is placed on the bus in two halves, whereby the base address of the video RAM is formed from bits VA6-7 of the VIC and bits VA14-15 of CIA2. The video RAM is therefore movable within a large area.

In the upper left-hand corner is the master clock. This is an oscillator running at 17.73447 MHz . This strange frequency was chosen for the color creation in the PAL standard. The VIC produces the various system clocks from this clock.

If by chance you are familiar with the VIC in the C-64, you may notice something unusual about this version of the VIC. A bus heads to the right with the designation $\mathrm{K} 0-2$. These lines are responsible for the column selection of the ten-key pad.

We should mention the little box in the lower left corner. This is a device similar to the buffer in the RAM block for the lower half of the address bus.


## 80 column

Although this section represents one of the most interesting features of the computer, it offers little in the way of circuit technology. The reason for this is the 80 -column video controller which MOS (a subsidiary of Commodore) developed for this computer. This video controller contains all of the logic for accessing the video RAM, color RAM, and character generator, as well as the necessary circuitry for creating the screen picture.

The reason the function diagram is so uncluttered is that the interface to the system consists only of the data bus and one address line. But the main reason is that only a single memory component can be seen, namely a dynamic RAM with 16 K . Actually there two IC's with 4 bits each. But there is nothing resembling a character generator or color RAM.

The trick lies in the fact that everything is done in the RAM, even the character generator. Since this normally consists of a ROM, because the bit patterns of the characters are normally unchangeable, the character generator from the 40 -column section is copied into this RAM when the 80 -column mode is switched on.

You may wonder how the data gets to the video RAM since it has no direct connection to the system. All communication with the video RAM is done through the controller. First, the controller loads the low order byte of the register that specifies the RAM address. Next the data is loaded. Then the desired address is passed, followed by the data. The controller ensures that the data end up in the right place. This isn't the fastest way of doing things, of course, but it works.

The little box to the left of the video controller is an oscillator that runs at 16 MHz . This is the normal frequency for the Dot Clock in 80 -column monitors. The two boxes in the lower middle create a clean reset signal (from which -DRESET is derived. -DRESET is used to reset one of the built-in disk drivesand to form the -NMI pulse from the RESTORE key.


## Input/Output

This section looks quite chaotic largely because all of the connections to the outside world run through it.

Let's start at the top left. There we find the two joystick ports. Their digital components, the stick movement and fire button, are wired in parallel to the keyboard matrix. This is why characters appear on the screen when the stick is moved. The analog components (such as those for the paddles) are multiplexed by an analog switch because the SID has only two analog inputs, but two pairs must be read.

Below the analog switch is the CIA1. This has by far the largest share of work to do. It is responsible for reading the keyboard, as well as the serial bus. Here Commodore makes an improvement over the C-64. Instead of constructing the data bytes from the disk drive one bit at a time, this task is automatically assumed by the CIA. An entire byte is simply loaded into the shift register and the CIA shifts it out to SP automatically. It works the same way in the opposite direction. The bit speed is dependent on the clock at SP.

Here the -FSDIR signal from the MMU takes on significance. It is, as already mentioned, a direction switch for this same clock which is always supplied by the sending device, sometimes the computer and sometimes the disk drive. This clock is sent over the -SRQIN line since this line is not used by devices that cannot use the fast serial mode.

A good half of CIA2 is dedicated to the user port, but part of it is also used for the serial bus. Bits VA14-15 are also created for switching the video RAM.

On the left side is a signal name which you probably cannot place (normally the signal names are self-evident). This is 9VAC. This is nothing other than 9 -Volt alternating current from the power supply. What purpose does this voltage serve on the board? Quite simple: This signal is rectified and limited and used as the clock for the real-time clocks in the CIAs.

This is the end of our little excursion into the hardware. We hope that you have gained at least some insight into the operation of the computer.



## Chapter 10: Decimal-Hexadecimal-Binary Conversion Table

| Dec. | Hex | Binary | Dec. | Hex | Binary |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \#000 | \$00 | \%00000000 | \#001 | \$01 | $\% 00000001$ |
| \#002 | \$02 | \%00000010 | \#003 | \$03 | \%00000011 |
| \#004 | \$04 | \%00000100 | \#005 | \$05 | $\% 00000101$ |
| \#006 | \$06 | \%00000110 | \#007 | \$07 | \%00000111 |
| \#008 | \$08 | $\% 00001000$ | \#009 | \$09 | \%00001001 |
| \#010 | \$0A | \%00001010 | \#011 | \$0B | \%00001011 |
| \#012 | \$0C | \%00001100 | \#013 | \$0D | \%00001101 |
| \#014 | \$0E | \%00001110 | \#015 | \$0F | \%00001111 |
| \#016 | \$10 | \%00010000 | \#017 | \$11 | \%00010001 |
| \#018 | \$12 | \%00010010 | \#019 | \$13 | \%00010011 |
| \#020 | \$14 | \%00010100 | \#021 | \$15 | \%00010101 |
| \#022 | \$16 | \%00010110 | \#023 | \$17 | \%00010111 |
| \#024 | \$18 | \%00011000 | \#025 | \$19 | \%00011001 |
| \#026 | \$1A | \%00011010 | \#027 | \$1B | \%00011011 |
| \#028 | \$1C | \%00011100 | \#029 | \$1D | \%00011101 |
| \#030 | \$1E | \%00011110 | \#031 | \$1F | \%00011111 |
| \#032 | \$20 | \%00100000 | \#033 | \$21 | \%00100001 |
| \#034 | \$22 | \%00100010 | \#035 | \$23 | \%00100011 |
| \#036 | \$24 | \%00100100 | \#037 | \$25 | \%00100101 |
| \#038 | \$26 | \%00100110 | \#039 | \$27 | \%00100111 |
| \#040 | \$28 | \%00101000 | \#041 | \$29 | \%00101001 |
| \# 042 | \$2A | \%00101010 | \#043 | \$2B | \%00101011 |
| \# 044 | \$2C | \%00101100 | \#045 | \$2D | \%00101101 |
| \#046 | \$2E | \%00101110 | \#047 | \$2F | \%00101111 |
| \#048 | \$30 | \%00110000 | \#049 | \$31 | \%00110001 |
| \#050 | \$32 | \%00110010 | \#051 | \$33 | \%00110011 |
| \# 052 | \$34 | \%00110100 | \#053 | \$35 | \%00110101 |
| \#054 | \$36 | \%00110110 | \#055 | \$37 | \%00110111 |
| \#056 | \$38 | \%00111000 | \#057 | \$39 | \%00111001 |
| \#058 | \$3A | \%00111010 | \#059 | \$3B | \%00111011 |
| \#060 | \$3C | \%00111100 | \#061 | \$3D | \%00111101 |
| \#062 | \$3E | \%00111110 | \#063 | \$3F | \%00111111 |
| \#064 | \$40 | \%01000000 | \# 065 | \$41 | \%01000001 |
| \#066 | \$42 | \%01000010 | \#067 | \$43 | \%01000011 |
| \#068 | \$44 | \%01000100 | \#069 | \$45 | \%01000101 |
| \# 070 | \$46 | \%01000110 | \#071 | \$47 | \%01000111 |
| \# 072 | \$48 | \%01001000 | \#073 | \$49 | \%01001001 |
| \# 074 | \$4A | \%01001010 | \#075 | \$4B | \%01001011 |
| \#076 | \$4C | \%01001100 | \#077 | \$4D | \%01001101 |


| Dec. | Hex | Binary | Dec. | Hex | Binary |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \#078 | \$4E | \%01001110 | \#079 | \$4F | \%01001111 |
| \#080 | \$50 | \%01010000 | \#081 | \$51 | \%01010001 |
| \#082 | \$52 | \%01010010 | \#083 | \$53 | \%01010011 |
| \#084 | \$54 | \%01010100 | \#085 | \$55 | \%01010101 |
| \#086 | \$56 | \%01010110 | \#087 | \$57 | \%01010111 |
| \#088 | \$58 | \%01011000 | \#089 | \$59 | \%01011001 |
| \#090 | \$5A | \%01011010 | \#091 | \$5B | \%01011011 |
| \#092 | \$5C | \%01011100 | \#093 | \$5D | \%01011101 |
| \#094 | \$5E | \%01011110 | \#095 | \$5F | \%01011111 |
| \#096 | \$60 | \%01100000 | \#097 | \$61 | \%01100001 |
| \#098 | \$62 | \%01100010 | \#099 | \$63 | \%01100011 |
| \#100 | \$64 | \%01100100 | \#101 | \$65 | \%01100101 |
| \#102 | \$66 | \%01100110 | \#103 | \$67 | \%01100111 |
| \#104 | \$68 | \%01101000 | \#105 | \$69 | \%01101001 |
| \#106 | \$6A | \%01101010 | \#107 | \$6B | \%01101011 |
| \#108 | \$6C | \%01101100 | \#109 | \$6D | \%01101101 |
| \#110 | \$6E | \%01101110 | \#111 | \$6F | \%01101111 |
| \#112 | \$70 | \%01110000 | \#113 | \$71 | \%01110001 |
| \#114 | \$72 | \%01110010 | \#115 | \$73 | \%01110011 |
| \#116 | \$74 | \%01110100 | \#117 | \$75 | \%01110101 |
| \#118 | \$76 | \%01110110 | \#119 | \$77 | \%01110111 |
| \#120 | \$78 | \%01111000 | \#121 | \$79 | \%01111001 |
| \#122 | \$7A | \%01111010 | \#123 | \$7B | \%01111011 |
| \#124 | \$7C | \%01111100 | \#125 | \$7D | \%01111101 |
| \#126 | \$7E | \%01111110 | \#127 | \$7F | \%01111111 |
| \#128 | \$80 | \%10000000 | \#129 | \$81 | \%10000001 |
| \#130 | \$82 | \%10000010 | \#131 | \$83 | \%10000011 |
| \#132 | \$84 | \%10000100 | \#133 | \$85 | \%10000101 |
| \#134 | \$86 | $\% 10000110$ | \#135 | \$87 | \%10000111 |
| \#136 | \$88 | \%10001000 | \#137 | \$89 | \%10001001 |
| \#138 | \$8A | \%10001010 | \#139 | \$8B | \%10001011 |
| \#140 | \$8C | \%10001100 | \#141 | \$8D | \%10001101 |
| \#142 | \$8E | \%10001110 | \#143 | \$8F | \%10001111 |
| \#144 | \$90 | \%10010000 | \#145 | \$91 | \%10010001 |
| \#146 | \$92 | \%10010010 | \#147 | \$93 | \%10010011 |
| \#148 | \$94 | \%10010100 | \#149 | \$95 | \%10010101 |
| \#150 | \$96 | \%10010110 | \#151 | \$97 | \%10010111 |
| \#152 | \$98 | \%10011000 | \#153 | \$99 | \%10011001 |
| \#154 | \$9A | \%10011010 | \#155 | \$9B | \%10011011 |
| \#156 | \$9C | \%10011100 | \#157 | \$9D | \%10011101 |
| \#158 | \$9E | \%10011110 | \#159 | \$9F | \%10011111 |


| Dec. | Hex | Binary |
| :---: | :---: | :---: |
| \#160 | \$A0 | \%10100000 |
| \#162 | \$A2 | \%10100010 |
| \#164 | \$A4 | \%10100100 |
| \#166 | \$A6 | \%10100110 |
| \#168 | \$A8 | \%10101000 |
| \#170 | \$AA | \%10101010 |
| \#172 | \$AC | \%10101100 |
| \#174 | \$AE | \%10101110 |
| \#176 | \$B0 | \%10110000 |
| \#178 | \$B2 | \%10110010 |
| \#180 | \$B4 | \%10110100 |
| \#182 | \$B6 | \%10110110 |
| \#184 | \$B8 | \%10111000 |
| \#186 | \$BA | \%10111010 |
| \#188 | \$BC | \%10111100 |
| \#190 | \$BE | \%10111110 |
| \#192 | \$C0 | \%11000000 |
| \#194 | \$C2 | \%11000010 |
| \#196 | \$C4 | \%11000100 |
| \#198 | \$C6 | \%11000110 |
| \#200 | \$C8 | \%11001000 |
| \#202 | \$CA | \%11001010 |
| \#204 | \$CC | \%11001100 |
| \#206 | \$CE | \%11001110 |
| \#208 | \$D0 | \%11010000 |
| \#210 | \$D2 | \%11010010 |
| \#212 | \$D4 | \%11010100 |
| \#214 | \$D6 | \%11010110 |
| \#216 | \$D8 | \%11011000 |
| \#218 | \$DA | \%11011010 |
| \#220 | \$DC | \%11011100 |
| \#222 | \$DE | \%11011110 |
| \#224 | \$E0 | \%11100000 |
| \#226 | \$E2 | \%11100010 |
| \#228 | \$E4 | \%11100100 |
| \#230 | \$E6 | \%11100110 |
| \#232 | \$E8 | \%11101000 |
| \#234 | \$EA | \%11101010 |
| \#236 | \$EC | \%11101100 |
| \#238 | \$EE | \%11101110 |
| \#240 | \$F0 | \%11110000 |


| Dec. | Hex | Binary |
| :---: | :---: | :---: |
| \#161 | \$A1 | $\% 10100001$ |
| \#163 | \$A3 | \%10100011 |
| \#165 | \$A5 | \%10100101 |
| \#167 | \$A7 | \%10100111 |
| \#169 | \$A9 | \%10101001 |
| \#171 | \$ $A B$ | \%10101011 |
| \#173 | \$AD | \%10101101 |
| \#175 | \$AF | \%10101111 |
| \#177 | \$B1 | \%10110001 |
| \#179 | \$B3 | \%10110011 |
| \#181 | \$B5 | \%10110101 |
| \#183 | \$B7 | \%10110111 |
| \#185 | \$B9 | \%10111001 |
| \#187 | \$BB | \%10111011 |
| \#189 | \$BD | \%10111101 |
| \#191 | \$BF | \%10111111 |
| \#193 | \$C1 | \%11000001 |
| \#195 | \$C3 | \%11000011 |
| \#197 | \$C5 | \%11000101 |
| \#199 | \$C7 | \%11000111 |
| \#201 | \$C9 | \%11001001 |
| \#203 | \$CB | \%11001011 |
| \#205 | \$CD | \%11001101 |
| \#207 | \$CF | \%11001111 |
| \#209 | \$D1 | \%11010001 |
| \#211 | \$D3 | \%11010011 |
| \#213 | \$D5 | \%11010101 |
| \#215 | \$D7 | \%11010111 |
| \#217 | \$D9 | \%11011001 |
| \#219 | \$DB | \%11011011 |
| \#221 | \$DD | \%11011101 |
| \#223 | \$DF | \%11011111 |
| \#225 | \$E1 | \%11100001 |
| \#227 | \$E3 | \%11100011 |
| \#229 | \$E5 | \%11100101 |
| \#231 | \$E7 | \%11100111 |
| \#233 | \$E9 | \%11101001 |
| \#235 | \$EB | \%11101011 |
| \#237 | \$ED | \%11101101 |
| \#239 | \$EF | \%11101111 |
| \#241 | \$F1 | \%11110001 |


| Dec. | Hex | Binary | Dec. | Hex | Binary |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ---- | --- | -------- | --- | --- | -------1 |
| $\# 242$ | $\$ F 2$ | $\circ 11110010$ | $\# 243$ | $\$ F 3$ | $\circ 11110011$ |
| $\# 244$ | $\$ F 4$ | $\circ 11110100$ | $\# 245$ | $\$ F 5$ | $\circ 11110101$ |
| $\# 246$ | $\$ F 6$ | $\circ 11110110$ | $\# 247$ | $\$ F 7$ | $\circ 11110111$ |
| $\# 248$ | $\$ F 8$ | $\circ 11111000$ | $\# 249$ | $\$ F 9$ | $\circ 11111001$ |
| $\# 250$ | $\$ F A$ | $\circ 11111010$ | $\# 251$ | $\$ F B$ | $\circ 11111011$ |
| $\# 252$ | $\$ F C$ | $\circ 11111100$ | $\# 253$ | $\$ F D$ | $\circ 11111101$ |
| $\# 254$ | $\$ F E$ | $\circ 11111110$ | $\# 255$ | $\$ F F$ | $\circ 11111111$ |

## INDEX

ACPTR
A/D-CONVERTER
ADSR
AMPLITUDE
ASCII/DIN
ATN
ATTACK
ATTRIBUT-RAM
BACKGROUND COLOR
BASE ADRDESS
BANK
BASIC-7.0
BASIN
BAUD-RATE
BCD-FORMAT
BIT-MAP
BLOCK-CURSOR
BOOT-BLOCK
BOOT-ROUTINE
BOOT-SECTOR
BSOUT
BURST
C-64 MODE
C-128 MODE
CARTRIDGE
CASSETTE
CBM-CODE
CHAR GENERATOR
CHAR-MODE
CHARACTER-ROM
CHKIN
CHRGET
CHRGOT
CIA
CIA1
CIA2
CIOUT
CKOUT
CLALL
CLK
CLOCK

307
73, 79, 80, 81
73, 83
76
394, 438
64, 66
77, 83, 84
97, 108, 120
112
101
139, 155, 297, 303
24, 34, 43, 52, 65, 75
346
9, 11, 322
61, 62
45, 46, 48
113
189
152, 188, 387, 400
188
348
365, 367
400, 458
300, 400
13, 302, 413
4, 324, 351, 372
189
40, 107, 290, 438
38, 45, 107
451
354
414
415
$55,56,59,63,179,451$
35, 63, 80, 451
38, 40, 64, 80
310
355
359
66
$64,67,143,312$
CLOSE ..... 356CMPARE
CMPFAR ..... 381
CNTCOLOR-RAMCOMMON-AREACONFIGURATION
CLRCH ..... 359144, 147, 296, 383
382
CONFIGURATION INDEX ..... 14860
CONFIGURATION REGISTER ..... 39940, 46
CP/M-MODE
CPU
CRCRACRBCTSCURSORCURSOR MODE135
113DATADATASETTEDCLCH3, 182, 458, 463
138, 143, 464131
58, 60, 64
59, 60, 6110, 12, 64, 113181
64, 66
DDR
DECAY
DEVICE-REQUEST-FAST440056, 57
77, 83, 84
DISK DIRECTORY
69
DIN233DMADOSDSRDTREDITTOR
ENVELOPE GENERATOE43813, 152, 380, 400
ESC-SEQUENCE389
EXPANSION-PORTEXROM-LINE
EXTENDED-COLOR-MODEFAST-MODE
FILTERFILTER FREQUENCY10, 12
10, 12, 64236
77, 79272
FETCH14
FILTER RESONANCE
FLAGFORCE-LOAD133, 182, 301
49, 50
67, 313, 364, 400144, 145, 296, 380
78, 79, 87
78-87
78-8755, 59
61

FUNCTION KEYS
GAME-LINE
GETCONF
GO64
GRAPHICS
GRAPHIC MEMORY
HANDSHAKE
HI-RES-GRAPHIC
HI-RES-MODE
HOST-REQUEST-FAST
HRF
I/O BASE
I/O-PORTS
ICR
INPUT-MODE
INTERRUPT
IRQ
IRQ-ROUTINE
IRQ-VECTOR
IRR
JMPFAR
JOYSTICK
JSRFAR
KERNAL-ROUTINES
KEYBOARD TABLE
LIGHTPEN
LISTENER
LKUPLA
LKUPSA
LOAD
MATRIX
MEMORY-MANAGEMENT
MMU
MODE-CONFIGURATION
MONITOR
MOVSPR
MULTI-COLOR
MULTI-COLOR-MODE NDAC

260, 285, 292, 400, 421
133, 182
147, 156, 400
182
41, 120
120, 121, 421, 422, 423
10
109, 120-126
42, 109, 120-126
67, 69
67,69
379
59, 359
58, 64
61
35, 180
143, 180, 296
240, 391, 399
179, 344
35
$148,156,294,296,383$,
400
63, 65
$148,156,294,296,383$,
400
$144,151,400,401,402$,
427
392, 393, 396, 397, 451
97
64, 304
379
400
360
254, 457
129, 145, 468, 469
129, 136, 139, 146, 294,
454, 463, 466
133
194
24
32,
32
70

NMI
NMI-ROUTINE
ONE-SHOT
OPEN
PADDLE
PAGE-POINTER
PHOENIX
POKE
POSITION
POTX
POTY
PRA
PRB
PRINT
RAM
RAM-BANK
RAM-CONFIGURATION
RASTER LINE
RDTIM
READST
RELEASE
RESET
RING-MODULATION
ROM
RS-232
RTS
RUN/STOP-RESTORE
SAVSP
SCROLL
SDR
SECONDARY ADDRESS
SERIAL BUS
SETBANK
SETLFS
SETNAM
SETMSG
SETMO
SETTIM
SID
SLOW-MODE
SMOOTH-SCROLLING
SPRITE

143, 178, 296, 298M 321, 399
323, 391
61
349
63, 81
130, 136
384, 400
24, 104
181
80, 425
80, 425
56, 59, 64
56, 59, 64
157
93, 422
131, 135, 136, 297
131, 132, 134
25
374
377
78, 83, 84
66, 182, 293
88
40, 474
8, 12, 64, 314, 352
64
67, 109
370
276
58, 59, 60
69, 161, 309
65, 66, 353, 360
400
377, 400
377, 400
378
378
374
$73,75,76,80,87,100,425$
67
51, 110
$21,22,25-34,36,312,425$

## ST

STACK POINTER
STASH
STATUS BYTE
STOP
STOP/RESTORE
STOP BIT
SUSTAIN
SYNCHRONIZATION
SYSTEM CONTROL MESSAGES
SYSTEM VARIABLE
SWAPPER
TIMER
TKSA
TOD
TOD-REGISTER
TOKEN
UDTIM
UNLSN
UNTLK
UPDATE-ADDRESS
UPDATE-REGISTER
USER-PORT
VDC
VDC-CHIP
VDC-RAM
VDC-REGISTER
VDC-MEMORY
VECTOR
VECTOR TABLE
VERIFY 365
VERSIONS-REGISTER 139
VIC-CHIP
VIDEO-CONTROLLER
VIDEO-RAM
WAVE FORM
WORD COUNT-REGISTER
Z80
ZERO PAGE
40 COLUMN
80 COLUMN

12, 74
136, 137, 148
144, 146, 296, 380
166
177, 375
63, 178
10
78, 83, 84
88
376, 377
74, 136
287, 400
60
309
55, 57, 58, 61
57,58
435
373
67, 68, 69, 164, 310
67, 68, 69, 164, 310
97
97
5, 15
93-110
93
93
93, 95-110, 298, 299, 303
93, 290
161, 413
294
$19,24,25,27,35,38,51$,
52
93
38, 44, 50
73, 77, 85
111
133, 182, 184
136, 404
476
478

## Optional Diskette



For your convenience, the program listings contained in this book are available on a 1541 formatted floppy disk.

You should order the diskette, if you want to use the programs, without typing them in from the listings in the book.

All programs on the diskette have been fully tested. You can change the programs for your particular needs. The diskette is available for $\$ 14.95+$ \$2.00 (\$5.00 foreign) for postage and handling.

When ordering, please give your name and shipping address. Enclose a check, money order or credit card information. Mail your order to:

Abacus Software<br>P.O. Box 7211<br>Grand Rapids, MI 49510

Or for fast phone service, call 616/241-5510.


## ....and more books.



For two years a best seller. C. 64 internals w/ROM listings. $\$ 19.95$


Most in depth freatment $\begin{array}{ll}\text { available. } & \text { Dozens of } \\ \text { techniques. } \\ \$ 19.95\end{array}$


Favorite among programmers. $75.000+$


Intro to machine language geared to C-64 uage geared to C-64 ered biques never cov- Al about using printers ered before interrupts, and '64. Graphics, text, controllers, etc. $\$ 14.95$ interfaces.


Oulckhiting, oasy-to. All time best seller. use routines for every Revised \& expanded.
$\mathbf{S 1 4 . 9 5}$ ROM listings.



Write your own adven- Dozens of interesting $\begin{array}{ll}\text { Write your own adven- } & \text { Dozens of interesting } \\ \text { tures. Learn strategy, } & \text { pro-ects for your } 64 .\end{array}$ motivation. $\$ 14.95$ Easy to read. $\$ 12.95$

OPTIONAL DISKETTES are also available for each of our book titles. Each diskette contains the programs found in the book to save you the time of typing them in at the keyboard. Price of each diskette is $\$ 14.95$.


Call now, for the name of your nearest dealer. Or order directly from ABACUS with your MC, VISA or AMEX card. Add $\$ 4.00$ for postage and handling. Foreign orders add $\$ 6.00$ per book. Other software and books are also available. Call or write for free catalog. Dealer inquiries welcome - over 1200 dealers nationwide. Call 616 / 241-5510

## Abacus Sinition Software

P.O. Box 7211 Grand Rapids, MI 49510

Phone 616/241-5510 Telex 709-101


Call now for free software and book catalog and the name of your local dealer: If he is out of stock, have your dealer order our quality products for you. To order by credit card call 616/241-5510. We accept MC, VISA and AMEX. Add $\$ 4.00$ postage and handling per order (foreign $\$ 8.00$ per item). Michigan residents add $4 \%$ sales tax.

## Abacus =imilut Software

P.0. Box 7211 Grand Rapids; MI 49510 For Fast Service Call (616) 241-5510


## POWER PLAN

| Same: | Wige pa nt | Mo | $\pi$ |
| :---: | :---: | :---: | :---: |
| Autew | 6.00 | 7.50 | 8.10 |
| Musen | 7.50 | 7.70 | $-3.50$ |
| Cexta | 4.70 | 6.80 | 3.50 |
| Damien | 5.90 | 1.90 | 10.60 |
| Ciera | 13.00 | 11.50 | 10.00 |
| Hixgins | 9.10 | 6.50 | 7.40 |
| Mc Donsld | 7.20 | 9.00 | 10.40 |
| Nimitz | 4.99 | 9.20 | 4.40 |
| 5 man 1 | 15.90 | 4.40 | 13.10 |
| Sman 2 | 15.00 | 10.10 | 4.40 |
| Wimpy | 6.00 | 9.20 | 11.60 |
| Minimum Average Maximut |  | 1.90 | 3.50 |
|  |  | 7.62 | 7.95 |
|  |  | 11.50 | 13.10 |

Powerful spreadsheet plus builtin graphics - display your important data visually as well as numerically. You'll learn fast with the $90+$ HELP screens. Advanced users cut commands. For complex spreadsheets you can use POWER PLAN's impressive features: cell formatting, text formatting, cell protection, windowing, math functions, row and column sort, more. Then quickly display your results in graphics format in a variety of 2D and 3D charts. Includes system diskette and users handbook.
$\$ 49.95$

XPER - expert system


XPER is the first expert system-a new breed of intelligent software for the C-64 \& C128. While ordinary data base systems are good at reproducing facts, XPER can help you make decisions. Using its simple entry editor, you build the information into a knowledge base. XPER's very efficient searching techniques then guide you through even the most complex decision making criteria. Full reporting and data editing. Currently used by doctors, scientists and research professionals.
$\$ 59.95$

DATAMAT - data management

"Best data base manager under $\$ 50^{\prime \prime}$ RUN Magazine

Easy-to-use, yet versatile and powerful features. Clear menus guide you from function to function. Free-form design of data base with up to 50 fields and 2000 records per diskette (space dependent). Simple data base design. Convenient and quick data entry. Full data editing capabilities. Complete reporting: sort on multiple fields and select records for printing in your specific format.
$\$ 39.95$

## TAS - technical analysis

Technical analysis
 charting package to help the serious investor. Enter your data at keyboard or capture it through DJN/RS or Warner Services. Track high, low, close, volume, bid and ask. Place up to 300 periods of information for 10 different stocks on each data diskette. Build a variety of charts on the split screen combining information from 7 types of moving averages, 3 types of oscillators, trading bands, least squares, 5 different volume indicators, relative charts, much more. Hardcopy to most printers. $\$ 59.95$


The most advanced C development package available for the C-64 or C128 with very complete source editor; full K\&R compiler (w/o bit fields); linker (binds up to 7 separate modules); and set of disk utilities. Very complete editor handles search/replace, 80 column display with horizontal scrolling and 41 K source files. The I/O library supports standard functions like printf and fprintf. Free runtime package included. For C-64/C-128 with 1541/1571 drive. Includes system diskette and user's handbook. $\$ 79.95$


Not just a compiler, but a complete development system. Rivals Turbo Pascal ${ }^{( }$in both speed and features. Produces fast 6510 machine code. Includes advanced source file editor; full Jensen \& Wirth compiler with system programming extensions, new high speed DOS (3 times faster); builtin assembler for specialized requirements. Overlays, 11-digit arithmetic, debugging tools, graphics routines, much more. Free runtime package. Includes system diskette and complete user's handbook.
$\$ 59.95$

## VIDEO BASIC

 development

The most advanced graphics development package available for the C-64. Adds dozens of powerful commands to standard BASIC so that you can use the hidden graphics and sound capabilities. Commands for hires, multicolor, sprite and turtle graphics, simple and complex music and sound, hardcopy to most printers, memory management, more. Used by professional programmers for commerical software development. Free runtime package. Includes system diskette and user's handbook.
\$39.95

Other software also available! Call now for free catalog and the name of your nearest dealer. Phone: 616/241-5510.

## Abacus Software

P.O. Box 7211 Grand Rapids, MI 49510 616/241-5510


For fast service call 616/241-5510. For postage and handling, include $\$ 4.00$ per order. Foreign orders include $\$ 8.00$ per item. Money orders and checks in U.S. dollars only. Mastercard, Visa and Amex accepted.

## Dealer Inquiries Welcome

More than 1200 dealers nationwide

# Manage your Money on your Commodore 128 or 64 



## Personal Portfolio Manager

- online data collection thru DJNRS or Warner Computer or manual entry
- manage stocks, bonds, options, mutual funds, treasury bills, others.
- record dividends, interest and transactions for year end tax requirements
- unique report generator produces reports in any desired format
- 30 day money back guarantee $\$ 39.95+\$ 4.00$ shipping


Technical Analysis System

- online data collection thru DJNRS or Warner Computer or manual entry
- 7 moving averages, 5 volume indicators, least squares, trading band, comparison and relative charts, more.
- 300 trading days for up to 10 stocks per disk. Unlimited number of disks
- Hardcopy of charts
- 30-day money back guarantee $\$ 59.95+\$ 4.00$ shipping



## COMMODORE

## THE AUTHORITATIVE INSIDERS' GUIDE

# DTEBMELS 

This book guides you deep into the heart of the Commodore 128. 128 Internals is written for those of you who want to push your computer to the limits. This book contains the complete, fully commented ROM listings of the operating system kernal. Here is a list of just some of the things that you can expect to read about:

- Using the interrupts
- Assembly language programming and Kernal routines
- Z-80 processor and the boot ROM
- Peripherals and the ports
- Programming for sound and music
- Programming the various graphic modes
- Understanding and using the Input/Output ports
- Programming the Memory Management Unit (MMU)
- Using the 80 -column chip -
getting $640 \times 200$ point resolution
getting more than 25 lines on the screen
smooth scrolling
copying blocks in screen memory
character length and width management


## About the authors:

Klaus Gerits is the Director of Product Development at Data Becker Software House. Joerg Scheib, a highly experienced programmer and book author, and Frank Thrun, an avid Commodore programmer, are also members of the Data Becker development staff based in Duesseldorf, W. Germany.
ISBN D-9164439-42-9


[^0]:    5 REM 128 MODE ONLY: GRAPHIC 1,1
    10 REM SINE-PLOT-PROGRAM FOR C-64 MODE AND 128 MODE
    $20 \mathrm{~V}=53248: \quad$ REM START ADDRESS OF VIC
    30 AD=8192: REM START ADDRESS OF HI-RES BIT
    MAP
    32 REM 128 MODE ONLY: GOTO 120
    40 POKE V+17,59: REM TURN ON GRAPHICS
    50 POKE V+24,24: REM DEFINITION OF CHAR-GENERATORS
    60 FOR I=1024 TO 2023: REM SET THE HIRES COLOR RAM

